

Data Sheet

July 2003

The following document specifies Spansion memory products that are now offered by both Advanced Micro Devices and Fujitsu. Although the document is marked with the name of the company that originally developed the specification, these products will be offered to customers of both AMD and Fujitsu.

Continuity of Specifications

There is no change to this datasheet as a result of offering the device as a Spansion product. Any changes that have been made are the result of normal datasheet improvement and are noted in the document revision summary, where supported. Future routine revisions will occur when appropriate, and changes will be noted in a revision summary.

Continuity of Ordering Part Numbers

AMD and Fujitsu continue to support existing part numbers beginning with "Am" and "MBM". To order these products, please use only the Ordering Part Numbers listed in this document.

For More Information

Please contact your local AMD or Fujitsu sales office for additional information about Spansion memory solutions.

Publication Number 26829 Revision A Amendment 0 Issue Date October 25, 2002





FLASH MEMORY

^{смоѕ} 16М (2М × 8) ВІТ

MBM29LV016T-80/-90/-12/MBM29LV016B-80/-90/-12

DESCRIPTION

The MBM29LV016T/B is a 16M-bit, 3.0 V-only Flash memory organized as 2M bytes of 8 bits each. The MBM29LV016T/B is offered in a 40-pin TSOP packages. The device is designed to be programmed in-system with the standard system 3.0 V V_{CC} supply. 12.0 V V_{PP} and 5.0 V V_{CC} are not required for write or erase operations. The device can also be reprogrammed in standard EPROM programmers.

The standard MBM29LV016T/B offers access times of 80 ns and 120 ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention the device has separate chip enable (\overline{CE}), write enable (\overline{WE}), and output enable (\overline{OE}) controls.

(Continued)

■ PRODUCT LINE UP

Part I	No.	MBM29LV016T/MBM29LV016B						
Ordering Part No.	$V_{cc} = 3.0 V_{-0.3 V}^{+0.3 V}$	-80	_	_				
	$V_{cc} = 3.0 V_{-0.3 V}^{+0.6 V}$	_	-90	-12				
Max Address Access Ti	me (ns)	80	90	120				
Max CE Access Time (ns)		80	90	120				
Max OE Access Time (I	ns)	30	35	50				

PACKAGES





(Continued)

The MBM29LV016T/B is pin and command set compatible with JEDEC standard E²PROMs. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine which controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from 5.0 V and 12.0 V Flash or EPROM devices.

The MBM29LV016T/B is programmed by executing the program command sequence. This will invoke the Embedded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margins. Typically, each sector can be programmed and verified in about 0.5 seconds. Erase is accomplished by executing the erase command sequence. This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margins.

Any individual sector is typically erased and verified in 1.0 second. (If already preprogrammed.)

The device also features a sector erase architecture. The sector mode allows each sector to be erased and reprogrammed without affecting other sectors. The MBM29LV016T/B is erased when shipped from the factory.

The device features single 3.0 V power supply operation for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. A low V_{CC} detector automatically inhibits write operations on the loss of power. The end of program or erase is detected by Data Polling of DQ₇, by the Toggle Bit feature on DQ₆, or the RY/ \overline{BY} output pin. Once the end of a program or erase cycle has been comleted, the device internally resets to the read mode.

The MBM29LV016T/B also has a hardware RESET pin. When this pin is driven low, execution of any Embedded Program Algorithm or Embedded Erase Algorithm is terminated. The internal state machine is then reset to the read mode. The RESET pin may be tied to the system reset circuitry. Therefore, if a system reset occurs during the Embedded Program Algorithm or Embedded Erase Algorithm, the device is automatically reset to the read mode and will have erroneous data stored in the address locations being programmed or erased. These locations need re-writing after the Reset. Resetting the device enables the system's microprocessor to read the boot-up firmware from the Flash memory.

Fujitsu's Flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability, and cost effectiveness. The MBM29LV016T/B memory electrically erases all bits within a sector simultaneously via Fowler-Nordhiem tunneling. The bytes are programmed one byte at a time using the EPROM programming mechanism of hot electron injection.

■ FEATURES


- Single 3.0 V read, program and erase Minimizes system level power requirements
- Compatible with JEDEC-standard commands Uses same software commands as E²PROMs
- Compatible with JEDEC-standard world-wide pinouts 40-pin TSOP (1) (Package suffix: PTN-Normal Bend Type, PTR-Reversed Bend Type)
- Minimum 100,000 program/erase cycles
- High performance 80 ns maximum access time
- Sector erase architecture
 One 16K byte, two 8K bytes, one 32K byte, and thirty-one 64K byte sectors in byte mode
 Any combination of sectors can be concurrently erased. Also supports full chip erase
- Boot Code Sector Architecture
 - T = Top sector
 - B = Bottom sector
- Embedded Erase[™]* Algorithms Automatically pre-programs and erases the chip or any sector
- Embedded program[™]* Algorithms Automatically programs and verifies data at specified address
- Data Polling and Toggle Bit feature for detection of program or erase cycle completion
- Ready/Busy output (RY/BY) Hardware method for detection of program or erase cycle completion
- Automatic sleep mode
 When addresses remain stable, automatically switches themselves to low power mode
- Low Vcc write inhibit \leq 2.5 V
- Erase Suspend/Resume

Suspends the erase operation to allow a read data and/or program in another sector within the same device

- Sector protection Hardware method disables any combination of sectors from program or erase operations
- Sector Protection set function by Extended sector protect command
- Temporary sector unprotection Temporary sector unprotection via the RESET pin
- In accordance with CFI (Common Flash Memory Interface)

* : Embedded Erase[™] and Embedded Program[™] are trademarks of Advanced Micro Devices, Inc.


■ PIN ASSIGNMENTS




■ PIN DESCRIPTION

Pin name	Function
A ₂₀ to A ₀	Address Inputs
DQ7 to DQ0	Data Inputs/Outputs
CE	Chip Enable
ŌĒ	Output Enable
WE	Write Enable
RY/ BY	Ready-Busy Output
RESET	Hardware Reset Pin/Temporary Sector Unprotection
N.C.	Pin Not Connected Internally
Vss	Device Ground
Vcc	Device Power Supply

BLOCK DIAGRAM



■ LOGIC SYMBOL



DEVICE BUS OPERATION

			0.030	240	opora					
Operation	CE	OE	WE	A ₀	A 1	A ₆	A 9	A 10	DQ7 to DQ0	RESET
Auto-Select Manufacture Code *1	L	L	Н	L	L	L	Vid	L	Code	Н
Auto-Select Device Code *1	L	L	Н	Н	L	L	Vid	L	Code	Н
Read * ³	L	L	Н	Ao	A1	A ₆	A9	A10	Dout	Н
Standby	Н	Х	Х	Х	Х	Х	Х	Х	High-Z	Н
Output Disable	L	Н	Н	Х	Х	Х	Х	Х	High-Z	Н
Write (Program/Erase)	L	Н	L	Ao	A ₁	A ₆	A9	A10	DIN	Н
Enable Sector Protection *2, *4	L	Vid	ப	L	Н	L	Vid	Х	Х	Н
Verify Sector Protection *2, *4	L	L	Н	L	Н	L	Vid	L	Code	Н
Temporary Sector Unprotection *5	Х	Х	Х	Х	Х	Х	Х	Х	Х	Vid
Reset (Hardware)/Standby	Х	Х	Х	Х	Х	Х	Х	Х	High-Z	L

MBM29LV016T/B User Bus Operation Table

Legend: $L = V_{IL}$, $H = V_{IH}$, $X = V_{IL}$ or V_{IH} . $\Box \Gamma$ = pulse input. See **DC** CHARACTERISTICS for voltage levels.

*1 : Manufacturer and device codes may also be accessed via a command register write sequence. See "MBM29LV016T/B Standard Command Definitions".

- *2 : Refer to the section on Sector Protection.
- *3 : \overline{WE} can be V_{IL} if \overline{OE} is V_{IL}, \overline{OE} at V_{IH} initiates the write operations.
- *4 : Vcc = 3.3 V ±10%
- *5 : It is also used for the extended sector protection.

Command Sequence*1,*2,*3	Bus Write Cycles	First Bus Write Cycle		Second Bus Write Cycle		Third Bus Write Cycle		Fourth Bus Read/Write Cycle		Fifth Bus Write Cycle		Sixth Bus Write Cycle	
	Req'd	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read/Reset *5	1	XXXh	F0h	_	—	_	—	_	—	_	_	_	—
Read/Reset *5	3	555h	AAh	2AAh	55h	555h	F0h	RA*6	RD*6	—	_		—
Autoselect	3	555h	AAh	2AAh	55h	555h	90h	—	_	—			
Byte Program *3,*4	4	555h	AAh	2AAh	55h	555h	A0h	PA	PD	_	—		—
Chip Erase	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	555h	10h
Sector Erase*3	6	555h	AAh	2AAh	55h	555h	80h	555h	AAh	2AAh	55h	SA	30h
Sector Erase Suspend	1	XXXh	B0h	—	—	—	—	—	_	—	—	_	—
Sector Erase Resume	1	XXXh	30h	—	_					_		_	—

MBM29LV016T/B Standard Command Definitions Table

*1 : Address bits A₂₀ to A₁₁ = X = "H" or "L" for all address commands except or Program Address (PA) and Sector Address (SA).

*2 : Bus operations are defined in "MBM29LV016T/B User Bus Operation".

- *3 : RA = Address of the memory location to be read.
 - PA = Address of the memory location to be programmed. Addresses are latched on the falling edge of the WE pulse.
 - SA = Address of the sector to be erased. The combination of A₂₀, A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, and A₁₃ will uniquely select any sector.
- *4 : RD = Data read from location RA during read operation.
 - PD = Data to be programmed at location PA. Data is latched on the rising edge of \overline{WE} .
- *5 : Both Read/Reset commands are functionally equivalent, resetting the device to the read mode.
- *6 : The fourth bus cycle is only for read.

Note : The command combinations not described in "MBM29LV016T/B Standard Command Definitions" are illegal.

Command	Bus Write	First Bus Write Cycle		Second Bus Write Cycle		Third Bus Write Cycle		Fourth Bus Read Cycle	
Sequence	Cycles Req'd	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Fast Mode Set	3	555h	AAh	2AAh	55h	555h	20h	—	_
Fast Program *1	2	XXXh	A0h	PA	PD	_	_	—	_
Fast Mode Reset	2	XXXh	90h	XXXh	F0h *3	_	_	—	_
CFI *2	2	55h	98h		_	_	_	_	_
Extended Sector Protection	4	XXXh	60h	SPA	60h	SPA	40h	SPA	SD

MBM29LV016T/B Extended Command Definitions Table

SPA : Sector address to be protected. Set sector address (SA) and $(A_6, A_1, A_0) = (0, 1, 0)$.

SD : Sector protection verify data. Output 01h at protected sector addresses and output 00h at unprotected sector addresses.

- *1 : This command is valid while Fast Mode.
- *2 : Addresses from system set to A_6 to A_0 . The other address are "DON'T CARES".
- *3 : The data "00h" is also acceptable.

	Гуре	A20 to A13	A 10	A ₆	A 1	Ao	Code (HEX)
Manufacture's	Code	Х	VIL	VIL	VIL	VIL	04h
Device Code	MBM29LV016T	Х	VIL	VIL	VIL	Vін	C7h
Device Code	MBM29LV016B	Х	VIL	VIL	VIL	Vін	4Ch
Sector Protecti	on	Sector Addresses	VIL	VIL	Vih	VIL	01h*

MBM29LV016T/B Sector Protection Verify Autoselect Code Tbale

* : Outputs 01h at protected sector addresses and outputs 00h at unprotected sector addresses.

Expanded Autoselect Code Table

	Code	DQ7	DQ ₆	DQ₅	DQ4	DQ₃	DQ ₂	DQ ₁	DQ₀	
Manufacture's	04h	0	0	0	0	0	1	0	0	
Davies Carls	MBM29LV016T	C7h	1	1	0	0	0	1	1	1
Device Code	MBM29LV016B	4Ch	0	1	0	0	1	1	0	0
Sector Protect	01h	0	0	0	0	0	0	0	1	

■ FLEXIBLE SECTOR-ERASE ARCHITECTURE

- One 16K byte, two 8K bytes, one 32K byte, and thirty-one 64K bytes sectors.
- Individual-sector, multiple-sector, or bulk-erase capability.
- Individual or multiple-sector protection is user definable.

MBM29LV016T Top Boot Sector Architecture Table

Sector	Sector Size	(× 8) Address Range
SA0	64 Kbytes	00000h to 0FFFFh
SA1	64 Kbytes	10000h to 1FFFFh
SA2	64 Kbytes	20000h to 2FFFFh
SA3	64 Kbytes	30000h to 3FFFFh
SA4	64 Kbytes	40000h to 4FFFFh
SA5	64 Kbytes	50000h to 5FFFFh
SA6	64 Kbytes	60000h to 6FFFFh
SA7	64 Kbytes	70000h to 7FFFFh
SA8	64 Kbytes	80000h to 8FFFFh
SA9	64 Kbytes	90000h to 9FFFFh
SA10	64 Kbytes	A0000h to AFFFFh
SA11	64 Kbytes	B0000h to BFFFFh
SA12	64 Kbytes	C0000h to CFFFFh
SA13	64 Kbytes	D0000h to DFFFFh
SA14	64 Kbytes	E0000h to EFFFFh
SA15	64 Kbytes	F0000h to FFFFFh
SA16	64 Kbytes	100000h to 10FFFFh
SA17	64 Kbytes	110000h to 11FFFFh
SA18	64 Kbytes	120000h to 12FFFFh
SA19	64 Kbytes	130000h to 13FFFFh
SA20	64 Kbytes	140000h to 14FFFFh
SA21	64 Kbytes	150000h to 15FFFFh
SA22	64 Kbytes	160000h to 16FFFFh
SA23	64 Kbytes	170000h to 17FFFFh
SA24	64 Kbytes	180000h to 18FFFFh
SA25	64 Kbytes	190000h to 19FFFFh
SA26	64 Kbytes	1A0000h to 1AFFFFh
SA27	64 Kbytes	1B0000h to 1BFFFFh
SA28	64 Kbytes	1C0000h to 1CFFFFh
SA29	64 Kbytes	1D0000h to 1DFFFFh
SA30	64 Kbytes	1E0000h to 1EFFFFh
SA31	32 Kbytes	1F0000h to 1F7FFFh
SA32	8 Kbytes	1F8000h to 1F9FFFh
SA33	8 Kbytes	1FA000h to 1FBFFFh
SA34	16 Kbytes	1FC000h to 1FFFFFh

Sector	Sector Size	(× 8) Address Range
SA0	16 Kbytes	00000h to 03FFFh
SA1	8 Kbytes	04000h to 05FFFh
SA2	8 Kbytes	06000h to 07FFFh
SA3	32 Kbytes	08000h to 0FFFFh
SA4	64 Kbytes	10000h to 1FFFFh
SA5	64 Kbytes	20000h to 2FFFFh
SA6	64 Kbytes	30000h to 3FFFFh
SA7	64 Kbytes	40000h to 4FFFFh
SA8	64 Kbytes	50000h to 5FFFFh
SA9	64 Kbytes	60000h to 6FFFFh
SA10	64 Kbytes	70000h to 7FFFFh
SA11	64 Kbytes	80000h to 8FFFFh
SA12	64 Kbytes	90000h to 9FFFFh
SA13	64 Kbytes	A0000h to AFFFFh
SA14	64 Kbytes	B0000h to BFFFFh
SA15	64 Kbytes	C0000h to CFFFFh
SA16	64 Kbytes	D0000h to DFFFFh
SA17	64 Kbytes	E0000h to EFFFFh
SA18	64 Kbytes	F0000h to FFFFFh
SA19	64 Kbytes	100000h to 10FFFFh
SA20	64 Kbytes	110000h to 11FFFFh
SA21	64 Kbytes	120000h to 12FFFFh
SA22	64 Kbytes	130000h to 13FFFFh
SA23	64 Kbytes	140000h to 14FFFFh
SA24	64 Kbytes	150000h to 15FFFFh
SA25	64 Kbytes	160000h to 16FFFFh
SA26	64 Kbytes	170000h to 17FFFFh
SA27	64 Kbytes	180000h to 18FFFFh
SA28	64 Kbytes	190000h to 19FFFFh
SA29	64 Kbytes	1A0000h to 1AFFFFh
SA30	64 Kbytes	1B0000h to 1BFFFFh
SA31	64 Kbytes	1C0000h to 1CFFFFh
SA32	64 Kbytes	1D0000h to 1DFFFFh
SA33	64 Kbytes	1E0000h to 1EFFFFh
SA34	64 Kbytes	1F0000h to 1FFFFh

MBM29LV016B Bottom Boot Sector Architecture Table

Sector Address	A 20	A 19	A 18	A 17	A 16	A 15	A 14	A 13	(× 8) Address Range
SA0	0	0	0	0	0	Х	Х	Х	00000h to 0FFFFh
SA1	0	0	0	0	1	Х	Х	Х	10000h to 1FFFFh
SA2	0	0	0	1	0	Х	Х	Х	20000h to 2FFFFh
SA3	0	0	0	1	1	Х	Х	Х	30000h to 3FFFFh
SA4	0	0	1	0	0	Х	Х	Х	40000h to 4FFFFh
SA5	0	0	1	0	1	Х	Х	Х	50000h to 5FFFFh
SA6	0	0	1	1	0	Х	Х	Х	60000h to 6FFFFh
SA7	0	0	1	1	1	Х	Х	Х	70000h to 7FFFFh
SA8	0	1	0	0	0	Х	Х	Х	80000h to 8FFFFh
SA9	0	1	0	0	1	Х	Х	Х	90000h to 9FFFFh
SA10	0	1	0	1	0	Х	Х	Х	A0000h to AFFFFh
SA11	0	1	0	1	1	Х	Х	Х	B0000h to BFFFFh
SA12	0	1	1	0	0	Х	Х	Х	C0000h to CFFFFh
SA13	0	1	1	0	1	Х	Х	Х	D0000h to DFFFFh
SA14	0	1	1	1	0	Х	Х	Х	E0000h to EFFFFh
SA15	0	1	1	1	1	Х	Х	Х	F0000h to FFFFFh
SA16	1	0	0	0	0	Х	Х	Х	100000h to 10FFFFh
SA17	1	0	0	0	1	Х	Х	Х	110000h to 11FFFFh
SA18	1	0	0	1	0	Х	Х	Х	120000h to 12FFFFh
SA19	1	0	0	1	1	Х	Х	Х	130000h to 13FFFFh
SA20	1	0	1	0	0	Х	Х	Х	140000h to 14FFFFh
SA21	1	0	1	0	1	Х	Х	Х	150000h to 15FFFFh
SA22	1	0	1	1	0	Х	Х	Х	160000h to 16FFFFh
SA23	1	0	1	1	1	Х	Х	Х	170000h to 17FFFh
SA24	1	1	0	0	0	Х	Х	Х	180000h to 18FFFFh
SA25	1	1	0	0	1	Х	Х	Х	190000h to 19FFFFh
SA26	1	1	0	1	0	Х	Х	Х	1A0000h to 1AFFFFh
SA27	1	1	0	1	1	Х	Х	Х	1B0000h to 1BFFFFh
SA28	1	1	1	0	0	Х	Х	Х	1C0000h to 1CFFFFh
SA29	1	1	1	0	1	Х	Х	Х	1D0000h to 1DFFFFh
SA30	1	1	1	1	0	Х	Х	Х	1E0000h to 1EFFFFh
SA31	1	1	1	1	1	0	X	Х	1F0000h to 1F7FFFh
SA32	1	1	1	1	1	1	0	0	1F8000h to 1F9FFFh
SA33	1	1	1	1	1	1	0	1	1FA000h to 1FBFFFh
SA34	1	1	1	1	1	1	1	Х	1FC000h to 1FFFFFh

Sector Address Table (MBM29LV016T)

Sector Address	A 20	A 19	A 18	A 17	A 16	A 15	A 14	A 13	(× 8) Address Range
SA0	0	0	0	0	0	0	0	Х	00000h to 03FFFh
SA1	0	0	0	0	0	0	1	0	04000h to 05FFFh
SA2	0	0	0	0	0	0	1	1	06000h to 07FFFh
SA3	0	0	0	0	0	1	0	Х	08000h to 0FFFFh
SA4	0	0	0	0	1	Х	Х	Х	10000h to 1FFFFh
SA5	0	0	0	1	0	Х	Х	Х	20000h to 2FFFFh
SA6	0	0	0	1	1	Х	Х	Х	30000h to 3FFFFh
SA7	0	0	1	0	0	Х	Х	Х	40000h to 4FFFFh
SA8	0	0	1	0	1	Х	Х	Х	50000h to 5FFFFh
SA9	0	0	1	1	0	Х	Х	Х	60000h to 6FFFFh
SA10	0	0	1	1	1	Х	Х	Х	70000h to 7FFFFh
SA11	0	1	0	0	0	Х	Х	Х	80000h to 8FFFFh
SA12	0	1	0	0	1	Х	Х	Х	90000h to 9FFFFh
SA13	0	1	0	1	0	Х	Х	Х	A0000h to AFFFFh
SA14	0	1	0	1	1	Х	Х	Х	B0000h to BFFFFh
SA15	0	1	1	0	0	Х	Х	Х	C0000h to CFFFFh
SA16	0	1	1	0	1	Х	Х	Х	D0000h to DFFFFh
SA17	0	1	1	1	0	Х	Х	Х	E0000h to EFFFFh
SA18	0	1	1	1	1	Х	Х	Х	F0000h to FFFFFh
SA19	1	0	0	0	0	Х	Х	Х	100000h to 1FFFFh
SA20	1	0	0	0	1	Х	Х	Х	110000h to 11FFFFh
SA21	1	0	0	1	0	Х	Х	Х	120000h to 12FFFFh
SA22	1	0	0	1	1	Х	Х	Х	130000h to 13FFFFh
SA23	1	0	1	0	0	Х	Х	Х	140000h to 14FFFFh
SA24	1	0	1	0	1	Х	Х	Х	150000h to 15FFFFh
SA25	1	0	1	1	0	Х	Х	Х	160000h to 16FFFFh
SA26	1	0	1	1	1	Х	Х	Х	170000h to 17FFFh
SA27	1	1	0	0	0	Х	Х	Х	180000h to 18FFFFh
SA28	1	1	0	0	1	Х	Х	Х	190000h to 19FFFFh
SA29	1	1	0	1	0	Х	Х	Х	1A0000h to 1AFFFFh
SA30	1	1	0	1	1	Х	х	Х	1B0000h to 1BFFFFh
SA31	1	1	1	0	0	Х	Х	Х	1C0000h to 1CFFFFh
SA32	1	1	1	0	1	Х	Х	Х	1D0000h to 1DFFFFh
SA33	1	1	1	1	0	Х	X	Х	1E0000h to 1EFFFFh
SA34	1	1	1	1	1	X	X	X	1F0000h to 1FFFFh

Sector Address Table (MBM29LV016B)

Description	A ₆ to A ₀	DQ7 to DQ0	Description	A ₆ to A ₀	DQ7 to DQ0
	10h	51h	Erase Block Region 1 Information	2Dh	00h
Query-unique ASCII string "QRY"	11h	52h	bit15 to bit0 : $y =$ number of sectors (y+1)	2Eh	00h
GIU	12h	59h	bit31 to bit16 : $z = size$	2Fh	40h
Primary OEM Command Set	13h	02h	$z \times 256$ bytes	30h	00h
02h:AMD/FJ standard type	14h	00h		31h	01h
Address for Primary	15h	40h	Erase Block Region 2 Information	32h	00h
Extended Table	16h	00h	Erase block Region 2 Information	33h	20h
Alternate OEM Command	17h	00h		34h	00h
Set (00h = not applicable)	18h	00h		35h	00h
Address for Alternate OEM	19h	00h	Erase Block Region 3 Information	36h	00h
Extended Table	1Ah	00h	Erase block Region 5 Information	37h	80h
Vcc Min Voltage (write/erase)				38h	00h
DQ7 to DQ4 :1 V	1Bh	27h		39h	1Eh
DQ₃ to DQ₀ :100 mV			Frees Block Begins 4 Information	3Ah	00h
Vcc Max Voltage (write/erase)			Erase Block Region 4 Information	3Bh	00h
DQ7 to DQ4 : 1 V	1Ch	36h		3Ch	01h
DQ₃ to DQ₀ : 100 mV				40h	50h
VPP Min voltage	1Dh	00h	Query-unique ASCII string "PRI"	41h	52h
VPP Max voltage	1Eh	00h		42h	49h
Typical time-out per single byte/word write 2 ^ℕ μs	1Fh	04h	Major version number, ASCII	43h	31h
Typical time-out for Min size buffer write $2^{N} \mu s$	20h	00h	Minor version number, ASCII	44h	30h
Typical time-out per individual sector erase 2 [№] ms	21h	0Ah	Address Sensitive Unlock 00h = Required	45h	00h
Typical time-out for full chip erase 2 ^N ms	22h	00h	Erase Suspend	46h	02h
Max time-out for byte/word write 2 ^ℕ times typical	23h	05h	02h = To Read & Write	4011	0211
Max time-out for buffer write 2 ^ℕ times typical	24h	00h	Sector Protection 00h = Not Supported	47h	01h
Max time-out per individual sector erase 2 ^N times typical	25h	04h	X = Number of sectors in per group	4711	UIII
Max time-out for full chip erase 2 ^N times typical	26h	00h	Sector Temporary Unprotection 01h = Supported	48h	01h
Device size = 2 ^N byte	27h	15h	Supported		
Flash Device Interface	28h	00h		49h	XXh
description 00h : ×8	29h	00h	Reserve	4Ah	XXh
Max number of byte in	2Ah	00h		4Bh	XXh
multi-byte write = 2^{N}	2Bh	00h		4Ch	XXh
Number of Erase Block Regions within device	2Ch	04h		1	/

MBM29LV016T/B Common Flash Interface Code Table

FUNCTIONAL DESCRIPTION

Read Mode

The MBM29LV016T/B have two control functions which must be satisfied in order to obtain data at the outputs. \overline{CE} is the power control and should be used for a device selection. \overline{OE} is the output control and should be used to gate data to the output pins if a device is selected.

Address access time (t_{ACC}) is equal to the delay from stable addresses to valid output data. The chip enable access time (t_{CE}) is the delay from stable addresses and stable \overline{CE} to valid data at the output pins. The output enable access time is the delay from the falling edge of \overline{OE} to valid data at the output pins. (Assuming the addresses have been stable for at least t_{ACC} - t_{CE} time.) See "AC Waveforms for Read Operations" in **TIMING** DIAGRAM for timing specifications.

Standby Mode

There are two ways to implement the standby mode on the MBM29LV016T/B devices, one using both the \overline{CE} and \overline{RESET} pins; the other via the \overline{RESET} pin only.

When using both pins, a CMOS standby mode is achieved with \overline{CE} and \overline{RESET} inputs both held at $V_{CC} \pm 0.3$ V. Under this condition the current consumed is less than 5 μ A Max. During Embedded Algorithm operation, V_{CC} Active current (I_{CC2}) is required even $\overline{CE} =$ "H". The device can be read with standard access time (t_{CE}) from either of these standby modes.

When using the $\overline{\text{RESET}}$ pin only, a CMOS standby mode is achieved with $\overline{\text{RESET}}$ input held at Vss ± 0.3 V ($\overline{\text{CE}}$ = "H" or "L"). Under this condition the current is consumed is less than 5 µA Max. Once the $\overline{\text{RESET}}$ pin is taken high, the device requires t_{RH} of wake up time before outputs are valid for read access.

In the standby mode the outputs are in the high impedance state, independent of the \overline{OE} input.

Automatic Sleep Mode

There is a function called automatic sleep mode to restrain power consumption during read-out of MBM29LV016T/B data.

This mode can be used effectively with an application requested low power consumption such as handy terminals.

To activate this mode, MBM29LV016T/B automatically switch itself to low power mode when MBM29LV016T/B addresses remain stably during access time of 150 ns. It is not necessary to control \overline{CE} , \overline{WE} , and \overline{OE} on the mode. Under the mode, the current consumed is typically 1 μ A (CMOS level).

Standard address access timings provide new data when addresses are changed. While in sleep mode, output data is latched and always available to the system.

Output Disable

With the \overline{OE} input at a logic high level (V_{IH}), output from the device is disabled. This will cause the output pins to be in a high impedance state.

Autoselect

The autoselect mode allows the reading out of a binary code from the device and will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional over the entire temperature range of the device.

To activate this mode, the programming equipment must force V_{ID} (11.5 V to 12.5 V) on address pin A₉. Two identifier bytes may then be sequenced from the device outputs by toggling address A₀ from V_{IL} to V_{IH}. All addresses are DON'T CARES except A₀, A₁, A₆, and A₁₀. (See "MBM29LV016T/B Sector Protection Verify Autoselect Code" in **D**EVICE BUS OPERATION.)

The manufacturer and device codes may also be read via the command register, for instances when the MBM29LV016T/B are erased or programmed in a system without access to high voltage on the A₉ pin. The command sequence is illustrated in "MBM29LV016T/B Standard Command Definitions" in ■DEVICE BUS OPERATION. (Refer to Autoselect Command section.)

Byte 0 ($A_0 = V_{IL}$) represents the manufacture's code (Fujitsu = 04h) and $A_0 = V_{IH}$ represents the device identifier code (MBM29LV016T = C7h, MBM29LV016B = 4Ch). All identifiers for manufactures and device will exhibit odd parity with DQ₇ defined as the parity bit. In order to read the proper device codes when executing the autoselect, A₁ must be V_{IL}. (See "MBM29LV016T/B Sector Protection Verify Autoselect Code" and "Expanded Autoselect Code Table" in **D**EVICE BUS OPERATION.)

The device code is C7h (for top boot block) or 4Ch (for bottom boot block).

In order to determine which sectors are write protected, A₁ must be at V_{IH} while running through the sector addresses; if the selected sector is protected, a logical '1' will be output on DQ₀ (DQ₀ = 1).

Write

Device erasure and programming are accomplished via the command register. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device.

The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The command register is written by bringing \overline{WE} to V_{IL} , while \overline{CE} is at V_{IL} and \overline{OE} is at V_{IH} . Addresses are latched on the falling edge of \overline{WE} or \overline{CE} , whichever happens later; while data is latched on the rising edge of \overline{WE} or \overline{CE} , whichever happens first. Standard microprocessor write timings are used.

Refer to AC Write Characteristics and the Erase/Programming Waveforms for specific timing parameters.

Sector Protection

The MBM29LV016T/B feature hardware sector protection. This feature will disable both program and erase operations in any number of sectors (0 through 34). The sector protection feature is enabled using programming equipment at the user's site. The device is shipped with all sectors unprotected.

To activate this mode, the programming equipment must force V_{ID} on address pin A₉ and control pin \overline{OE} , (suggest V_{ID} = 11.5 V), $\overline{CE} = V_{IL}$, A₀ = A₆ = V_{IL}, and A₁ = V_{IH}. The sector addresses (A₂₀, A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, and A₁₃) should be set to the sector to be protected. "Sector Address Tables (MBM29LV016T)" and "Sector Address Tables (MBM29LV016B)" in **E**FLEXIBLE SECTOR-ERASE ARCHITECTURE define the sector address for each of the thirty five (35) individual sectors. Programming of the protection circuitry begins on the falling edge of the WE pulse and is terminated with the rising edge of the same. Sector addresses must be held constant during the WE pulse. See figures 13 and 21 for sector protection waveforms and algorithm.

To verify programming of the protection circuitry, the programming equipment must force V_{ID} on address pin A₉ with \overline{CE} and \overline{OE} at V_{IL} and \overline{WE} at V_{IH}. Scanning the sector addresses (A₂₀, A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, and A₁₃) while (A₁₀, A₆, A₁, A₀) = (0, 0, 1, 0) will produce a logical "1" code at device output DQ₀ for a protected sector. Otherwise the devices will read 00h for unprotected sector. In this mode, the lower order addresses, except for A₀, A₁, A₆, and A₁₀ are DON'T CARES. Address locations with A₁ = V_{IL} are reserved for Autoselect manufacturer and device codes.

It is also possible to determine if a sector is protected in the system by writing an Autoselect command. Performing a read operation at the address location XX02h, where the higher order addresses (A₂₀, A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, and A₁₃) are the sector address will produce a logical "1" at DQ₀ for a protected sector. See "MBM29LV016T/ B Sector Protection Verify Autoselect Code" and "Expanded Autoselect Code Table" in **D**EVICE BUS OPERATION for Autoselect codes.

Temporary Sector Unprotection

This feature allows temporary unprotection of previously protected sectors of the MBM29LV016T/B devices in order to change data. The Sector Unprotection mode is activated by setting the $\overline{\text{RESET}}$ pin to high voltage (12 V). During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once the 12 V is taken away from the $\overline{\text{RESET}}$ pin, all the previously protected sectors will be protected again. See figure 15 and 22.

Command Definitions

Device operations are selected by writing specific address and data sequences into the command register. Writing incorrect address and data values or writing them in the improper sequence will reset the devices to read mode. "MBM29LV016T/B Standard Command Definitions" in **D**EVICE BUS OPERATION defines the valid register command sequences. Note that the Erase Suspend (B0h) and Erase Resume (30h) commands are valid only while the sector Erase operation is in progress. Moreover, both Read/Reset commands are functionally equivalent, resetting the device to the read mode. Please note that commands are always written at DQ₇ to DQ₀ bits are ignored.

Read/Reset Command

The read or reset operation is initiated by writing the Read/Reset command sequence into the command register. Microprocessor read cycles retrieve array data from the memory. The device remains enabled for reads until the command register contents are altered.

The devices will automatically power-up in the read/reset state. In this case, a command sequence is not required to read data. Standard microprocessor read cycles will retrieve array data. This default value ensures that no spurious alteration of the memory content occurs during the power transition. Refer to the AC Read Characteristics and Waveforms for the specific timing parameters.(See "AC Waveforms for Read Operations" and "AC Waveforms for Hardware Reset/Read Operations" in **TIMING DIAGRAM**.)

Autoselect Command

Flash memories are intended for use in applications where the local CPU alters memory contents. As such, manufacture and device codes must be accessible while the device resides in the target system. PROM programmers typically access the signature codes by raising A₉ to a high voltage. However, multiplexing high voltage onto the address lines is not generally desired system design practice.

The device contains an Autoselect command operation to supplement traditional PROM programming methodology. The operation is initiated by writing the Autoselect command sequence into the command register. Following the command write, a read cycle from address XX00h retrieves the manufacture code of 04h. A read cycle from address X001h returns the device code (MBM29LV016T = C7h, MBM29LV016B = 4Ch). (See "MBM29LV016T/B Sector Protection Verify Autoselect Code" and "Expanded Autoselect Code Table" in **■**DEVICE BUS OPERATION.)

All manufacturer and device codes will exhibit odd parity with the MSB (DQ7) defined as the parity bit.

Sector state (protection or unprotection) will be informed address X0002h.

Scanning the sector addresses (A₂₀, A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, A₁₃) while (A₁₀, A₆, A₁, A₀) = (0, 0, 1, 0) will produce a logical "1" at device output DQ₀ for a protected sector. The programming verification should be perform margin mode on the protected sector. (See "MBM29LV016T/B User Bus Operation" in **D**EVICE BUS OPERATION.)

To terminate the operation, it is necessary to write the Read/Reset command sequence into the register, and also to write the Autoselect command during the operation, execute it after writing Read/Reset command sequence.

Byte Programming

The device is programmed on a byte-by-byte basis. Programming is a four bus cycle operation. There are two "unlock" write cycles. These are followed by the program set-up command and data write cycles. Addresses are latched on the falling edge of \overline{CE} or \overline{WE} , whichever happens later and the data is latched on the rising edge of \overline{CE} or \overline{WE} , whichever happens first. The rising edge of \overline{CE} or \overline{WE} (whichever happens first) begins programming. Upon executing the Embedded Program Algorithm command sequence, the system is not required to provide further controls or timings. The device will automatically provide adequate internally generated program pulses and verify the programmed cell margin.

The automatic programming operation is completed when the data on DQ₇ is equivalent to data written to this bit at which time the device returns to the read mode and addresses are no longer latched. (See "Hardware Sequence Flags".) Therefore, the device requires that a valid address to the device be supplied by the system at this particular instance of time. Hence, Data Polling must be performed at the memory location which is being programmed.

Any commands written to the chip during this period will be ignored. If hardware reset occurs during the programming operation, it is impossible to guarantee the data are being written.

Programming is allowed in any sequence and across sector boundaries. Beware that a data "0" cannot be programmed back to a "1". Attempting to do so may either hang up the device (exceed timing limits), or result in an apparent success according to the data polling algorithm but a read from read/reset mode will show that the data is still "0". Only erase operations can convert "0"s to "1"s.

"Embedded Program[™] Algorithm" in ■FLOW CHART illustrates the Embedded Program[™] Algorithm using typical command strings and bus operations.

Chip Erase

Chip erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the Chip Erase command.

Chip erase does not require the user to program the device prior to erase. Upon executing the Embedded Erase Algorithm command sequence the device will automatically program and verify the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

The automatic erase begins on the rising edge of the last \overline{WE} pulse in the command sequence and terminates when the data on DQ₇ is "1" (See Write Operation Status section.) at which time the device returns to read the mode.

"Embedded Erase[™] Algorithm" in ■FLOW CHART illustrates the Embedded Erase[™] Algorithm using typical command strings and bus operations.

Sector Erase

Sector erase is a six bus cycle operation. There are two "unlock" write cycles. These are followed by writing the "set-up" command. Two more "unlock" write cycles are then followed by the Sector Erase command. The sector address (any address location within the desired sector) is latched on the falling edge of \overline{WE} , while the command (Data = 30h) is latched on the rising edge of \overline{WE} . After time-out of 50 µs from the rising edge of the last Sector Erase command, the sector erase operation will begin.

Multiple sectors may be erased concurrently by writing the six bus cycle operations on "MBM29LV016T/B Standard Command Definitions" in ■DEVICE BUS OPERATION. This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased. The time between writes must be less than 50 µs, otherwise that command will not be accepted and erasure will start. It is recommended that processor interrupts be disabled during this time to guarantee this condition. The interrupts can be re-enabled after the last Sector Erase command is written. A time-out of 50 µs from the rising edge of

the last $\overline{\text{WE}}$ will initiate the execution of the Sector Erase command(s). If another falling edge of the $\overline{\text{WE}}$ occurs within the 50 µs time-out window the timer is reset. (Monitor DQ₃ to determine if the sector erase timer window is still open, see section DQ₃, Sector Erase Timer.) Any command other than Sector Erase or Erase Suspend during this time-out period will reset the devices to the read mode, ignoring the previous command string. Resetting the devices once execution has begun will corrupt the data in that sector. In that case, restart the erase on those sectors and allow them to complete. (Refer to the Write Operation Status section for Sector Erase Timer operation.) Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 34).

Sector erase does not require the user to program the devices prior to erase. The device automatically programs all memory locations in the sector(s) to be erased prior to electrical erase. When erasing a sector or sectors the remaining unselected sectors are not affected. The system is not required to provide any controls or timings during these operations.

The automatic sector erase begins after the 50 μ s time out from the rising edge of the WE pulse for the last sector erase command pulse and terminates when the data on DQ₇ is "1" (See Write Operation Status section) at which time the device returns to the read mode. Data polling must be performed at an address within any of the sectors being erased. Multiple Sector Erase Time; [Sector Program Time (Preprogramming) + Sector Erase Time] × Number of Sector Erase.

"Embedded Erase[™] Algorithm" in ■FLOW CHART illustrates the Embedded Erase[™] Algorithm using typical command strings and bus operations.

Erase Suspend/Resume

The Erase Suspend command allows the user to interrupt a Sector Erase operation and then perform data reads from or program to a sector not being erased. This command is applicable ONLY during the Sector Erase operation which includes the time-out period for sector erase. The Erase Suspend command will be ignored if written during the Chip Erase operation or Embedded Program Algorithm. Writting the Erase Suspend command during the Sector Erase time-out results in immediate termination of the time-out period and suspension of the erase operation.

Writing the Erase Resume command resumes the erase operation. The addresses are "DON'T CARES" when writing the Erase Suspend or Erase Resume commands.

When the Erase Suspend command is written during the Sector Erase operation, the device will take a maximum of 20 μ s to suspend the erase operation. When the devices have entered the erase-suspended mode, the RY/ \overline{BY} output pin and the DQ₇ bit will be at logic "1", and DQ₆ will stop toggling. The user must use the address of the erasing sector for reading DQ₆ and DQ₇ to determine if the erase operation has been suspended. Further writes of the Erase Suspend command are ignored.

When the erase operation has been suspended, the device defaults to the erase-suspend-read mode. Reading data in this mode is the same as reading from the standard read mode except that the data must be read from sectors that have not been erase-suspended. Successively reading from the erase-suspended sector while the device is in the erase-suspend-read mode will cause DQ₂ to toggle. (See the section on DQ₂.)

After entering the erase-suspend-read mode, the user can program the device by writing the appropriate command sequence for Program. This Program mode is known as the erase-suspend-program mode. Again, programming in this mode is the same as programming in the regular Program mode except that the data must be programmed to sectors that are not erase-suspended. Successively reading from the erase-suspended sector while the devices are in the erase-suspend-program mode will cause DQ_2 to toggle. The end of the erasesuspended Program operation is detected by the RY/BY output pin, Data polling of DQ₇, or the Toggle Bit (DQ₆) which is the same as the regular Program operation. Note that DQ_7 must be read from the Program address while DQ_6 can be read from any address.

To resume the operation of Sector Erase, the Resume command (30h) should be written. Any further writes of the Resume command at this point will be ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

Extended Command

(1) Fast Mode

MBM29LV016T/B has Fast Mode function. This mode dispenses with the initial two unlock cycles required in the standard program command sequence by writing Fast mode command into the command register. In this mode, the required bus cycle for programming is two cycles instead of four bus cycles in normal command. (Do not write erase command in this mode.) The read operation is also executed after exiting this mode. To exit this mode, it is necessary to write Fast Mode Reset command into the command register. (Refer to the "Embedded ProgramTM Algorithm for Fast Mode" in **E**LOW CHART Extended algorithm.) The V_{CC} active current is required even $\overline{CE} = V_{\text{IH}}$ during Fast Mode.

(2) Fast Programming

During Fast Mode, the programming can be executed with two bus cycles operation. The Embedded Program Algorithm is executed by writing program Setup command (A0h) and data write cycles (PA/PD). (Refer to the "Embedded Program[™] Algorithm for Fast Mode" in ■FLOW CHART Extended algorithm.)

(3) CFI (Common Flash Memory Interface)

The CFI (Common Flash Memory Interface) specification outlines device and host system software interrogation handshake which allows specific vender-specified software algorithms to be used for entire families of device. This allows device-independent, JEDEC ID-independent, and forward- and backward-compatible software support for the specified flash device families. Refer to CFI specification in detail.

The operation is initiated by writing the query command (98h) into the command register. Following the command write, a read cycle from specific address retrives device information. Refer to the CFI code table. To terminate operation, it is necessary to write the Read/Reset command sequence into the register.

(4) Extended Sector Protection

In addition to normal sector protection, the MBM29LV016T/B has Extended Sector Protection as extended function. This function enable to protect sector by forcing V_{ID} on RESET pin and write a command sequence. Unlike conventional procedure, it is not necessary to force V_{ID} and control timing for control pins. The only RESET pin requires V_{ID} for sector protection in this mode. The extended sector protect requires V_{ID} on RESET pin. With this condition, the operation is initated by writing the Setup command (60h) into the command register. Then, the sector addresses pins (A₂₀, A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, and A₁₃) and (A₁₀, A₆, A₁, A₀) = (0, 0, 1, 0) should be set to the sector to be protected (recommend to set V_{IL} for the other addresses pins), and write extended sector protect command (60h). A sector is typically protected in 150 µs. To verify programming of the protection cicuitry, the sector addresses pins (A₂₀, A₁₉, A₁₈, A₁₇, A₁₆, A₁₅, A₁₄, and A₁₃) and (A₁₀, A₆, A₁, A₀) = (0, 0, 1, 0) should be set and write a command (40h). Following the command write, a logical "1" at device output DQ₀ will produce for protected sector in the read operation. If the output data is logical "0", please repeat to write extended sector protect command (60h) again. To terminate the opetation, it is necessary to set RESET pin to V_{IH}.

Write Operation Status

		•	•				
		Status	DQ7	DQ ₆	DQ₅	DQ ₃	DQ ₂
	Embedde	d Program Algorithm	DQ ₇	Toggle	0	0	1
		d/Erase Algorithm	0	Toggle	0	1	Toggle
		Erase Suspend Read Erase Suspended Sector)	1	1	0	0	Toggle
	Suspend	Suspend (Non-Frase Suspended Sector)		Data	Data	Data	Data
	mode	Erase Suspend Program (Non-Erase Suspended Sector)	DQ7	Toggle*1	0	0	1*2
_	Embedde	d Program Algorithm	DQ ₇	Toggle	1	0	1
In Progress Erase Suspend Mode Erase Suspended Sector) Erase Suspend Read (Non-Erase Suspended Sector) Erase Suspend Program	Embedde	d/Erase Algorithm	0	Toggle	1	1	N/A
	DQ7	Toggle	1	0	N/A		

Hardware Sequence Flags Table

*1 : Performing successive read operations from any address will cause DQ6 to toggle.

*2 : Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ₂ bit. However, successive reads from the erase-suspended sector will cause DQ₂ to toggle.

Notes : \bullet DQ₀ and DQ₁ are reserve pins for future use.

• DQ4 is Fujitsu internal use only.

DQ7

Data Polling

The MBM29LV016T/B devices feature Data Polling as a method to indicate to the host that the Embedded Algorithms are in progress or completed. During the Embedded Program Algorithm, an attempt to read the device will produce the complement of the data last written to DQ₇. Upon completion of the Embedded Program Algorithm, an attempt to read the device will produce the true data last written to DQ₇. During the Embedded Erase Algorithm, an attempt to read the device will produce a "0" at the DQ₇ output. Upon completion of the Embedded Erase Algorithm an attempt to read the device will produce a "1" at the DQ₇ output. The flowchart for Data Polling (DQ₇) is shown in "Data Polling Algorithm" in ■FLOW CHART.

For chip erase and sector erase, the Data Polling is valid after the rising edge of the sixth \overline{WE} pulse in the six write pulse sequence. Data Polling must be performed at sector address within any of the sectors being erased and not a protected sector. Otherwise, the status may not be valid. Once the Embedded Algorithm operation is close to being completed, the MBM29LV016T/B data pins (DQ₇) may change asynchronously while the output enable (\overline{OE}) is asserted low. This means that the device is driving status information on DQ₇ at one instant of time and then that byte's valid data at the next instant of time. Depending on when the system samples the DQ₇ output, it may read the status or valid data. Even if the device has completed the Embedded Algorithm operation and DQ₇ has a valid data, the data outputs on DQ₆ to DQ₀ may be still invalid. The valid data on DQ₇ to DQ₀ will be read on the successive read attempts.

The Data Polling feature is only active during the Embedded Programming Algorithm, Embedded Erase Algorithm, or sector erase time-out. (See "Hardware Sequence Flags".)

See "AC Waveforms for Data Polling during Embedded Algorithm Operations" in ■TIMING DIAGRAM for the Data Polling timing specifications and diagrams.

\mathbf{DQ}_{6}

Toggle Bit I

The MBM29LV016T/B also feature the "Toggle Bit I" as a method to indicate to the host system that the Embedded Algorithms are in progress or completed.

During an Embedded Program or Erase Algorithm cycle, successive attempts to read (\overline{OE} toggling) data from the devices will result in DQ₆ toggling between one and zero. Once the Embedded Program or Erase Algorithm cycle is completed, DQ₆ will stop toggling and valid data will be read on the next successive attempts. During programming, the Toggle Bit I is valid after the rising edge of the fourth WE pulse in the four write pulse sequence. For chip erase and sector erase, the Toggle Bit I is valid after the rising edge of the sixth WE pulse in the six write pulse sequence. The Toggle Bit I is active during the sector time out.

In programming, if the sector being written to is protected, the toggle bit will toggle for about 2 μ s and then stop toggling without the data having changed. In erase, the device will erase all the selected sectors except for the ones that are protected. If all selected sectors are protected, the chip will toggle the toggle bit for about 50 μ s and then drop back into read mode, having changed none of the data.

Either \overline{CE} or \overline{OE} toggling will cause the DQ₆ to toggle. In addition, an Erase Suspend/Resume command will cause the DQ₆ to toggle.

See "AC Waveforms for Toggle Bit I during Embedded Algorithm Operations" in ■TIMING DIAGRAM and "Toggle Bit Algorithm" in ■FLOW CHART for the Toggle Bit I timing specifications and diagrams.

DQ₅

Exceeded Timing Limits

 DQ_5 will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions DQ_5 will produce a "1". This is a failure condition which indicates that the program or erase cycle was not successfully completed. Data Polling DQ_7 , DQ_6 is the only operating function of the device under this condition. The \overline{CE} circuit will partially power down the device under these conditions (to approximately 2 mA). The \overline{OE} and \overline{WE} pins will control the output disable functions as described in "MBM29LV016T/B User Bus Operation" in **I**DEVICE BUS OPERATION.

The DQ₅ failure condition may also appear if a user tries to program a non blank location without erasing. In this case the device locks out and never completes the Embedded Algorithm operation. Hence, the system never reads a valid data on DQ₇ bit and DQ₆ never stops toggling. Once the device has exceeded timing limits, the DQ₅ bit will indicate a "1" Please note that this is not a device failure condition since the device was incorrectly used. If this occurs, reset the device with command sequence.

DQ₃

Sector Erase Timer

After the completion of the initial Sector Erase command sequence the sector erase time-out will begin. DQ₃ will remain low until the time-out is complete. Data Polling and Toggle Bit are valid after the initial Sector Erase command sequence.

If Data Polling or the Toggle Bit I indicates the device has been written with a valid erase command, DQ_3 may be used to determine if the sector erase timer window is still open. If DQ_3 is high ("1") the internally controlled erase cycle has begun; attempts to write subsequent commands to the device will be ignored until the erase operation is completed as indicated by Data Polling or Toggle Bit I. If DQ_3 is low ("0"), the device will accept additional Sector Erase commands. To insure the command has been accepted, the system software should check the status of DQ_3 prior to and following each subsequent sector erase command. If DQ_3 were high on the second status check, the command may not have been accepted.

See "Hardware Sequence Flags".

\mathbf{DQ}_2

Toggle Bit II

This Toggle Bit II, along with DQ₆, can be used to determine whether the devices are in the Embedded Erase Algorithm or in Erase Suspend.

Successive reads from the erasing sector will cause DQ_2 to toggle during the Embedded Erase Algorithm. If the devices are in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause DQ_2 to toggle. When the devices are in the erase-suspended-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic "1" at the DQ_2 bit.

 DQ_6 is different from DQ_2 in that DQ_6 toggles only when the standard program or Erase, or Erase Suspend Program operation is in progress.

For example, DQ₂ and DQ₆ can be used together to determine the erase-suspend-read mode. (DQ₂ toggles while DQ₆ does not.) See also above "Toggle Bit Status" and "DQ₂ vs. DQ₆" in ■TIMING DIAGRAM.

Furthermore, DQ_2 can also be used to determine which sector is being erased. When the devices are in the erase mode, DQ_2 toggles if this bit is read from the erasing sector.

Mode	DQ7	DQ ₆	DQ ₂
Program	DQ ₇	Toggle	1
Erase	0	Toggle	Toggle
Erase-Suspend Read (Erase-Suspended Sector) *1	1	1	Toggle
Erase-Suspend Program	DQ7	Toggle *1	1 * ²

Toggle Bit Status Table

*1 : Performing successive read operations from any address will cause DQ₆ to toggle.

*2 : Reading the address being programmed while in the erase-suspend program mode will indicate logic "1" at the DQ₂ bit. However, successive reads from the erase-suspended sector will cause DQ₂ to toggle.

RY/BY

Ready/Busy Pin

The MBM29LV016T/B provide a RY/BY open-drain output pin as a way to indicate to the host system that the Embedded Algorithms are either in progress or has been completed. If the output is low, the device is busy with either a program or erase operation. If the output is high, the device is ready to accept any read/write or erase operation. When the RY/BY pin is low, the device will not accept any additional program or erase commands with the exception of the Erase Suspend command. If the MBM29LV016T/B are placed in an Erase Suspend mode, the RY/BY output will be high, by means of connecting with a pull up resistor to Vcc.

During programming, the RY/BY pin is driven low after the rising edge of the fourth WE pulse. During an erase operation, the RY/BY pin is driven low after the rising edge of the sixth WE pulse. The RY/BY pin will indicate a busy condition during the RESET pulse. See "RY/BY Timing Diagram during Program/Erase Operations" and "RESET, RY/BY Timing Diagram" in ■TIMING DIAGRAM for a detailed timing diagram. The RY/BY pin is pulled high in stadby mode.

Since this is an open-drain output, RY/BY pins can be tied together in parallel with a pull-up resistor to Vcc.

RESET

Hardware Reset Pin

The MBM29LV016T/B devices may be reset by driving the RESET pin to V_{IL}. The RESET pin has a pulse requirement and has to be kept low (V_{IL}) for at least 500 ns in order to properly reset the internal state machine. Any operation in the process of being executed will be terminated and the internal state machine will be reset to the read mode t_{READY} after the RESET pin is driven low. Furthermore, once the RESET pin goes high, the devices requires an additional t_{RH} before it will allow read access. When the RESET pin is low, the device will be in the standby mode for the duration of the pulse and all the data output pins will be tri-stated. If a hardware reset occurs during a program or erase operation, the data at that particular location will be corrupted. Please note that the RY/BY output signal should be ignored during the RESET pulse. See "RESET, RY/BY Timing Diagram" in ■TIMING DIAGRAM for the timing diagram. Refer to Temporary Sector Unprotection for additional functionality.

If hardware reset occurs during Embedded Erase Algorithm, there is a possibility that the erasing sector(s) cannot be used.

Data Protection

The MBM29LV016T/B are designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power transitions. During power up the device automatically resets the internal state machine in the Read mode. Also, with its control register architecture, alteration of the memory contents only occurs after successful completion of specific multi-bus cycle command sequences.

The devices also incorporates several features to prevent inadvertent write cycles resulting form Vcc power-up and power-down transitions or system noise.

Low Vcc Write Inhibit

To avoid initiation of a write cycle during V_{CC} power-up and power-down, a write cycle is locked out for V_{CC} less than 2.3 V (typically 2.4 V). If V_{CC} < V_{LKO}, the command register is disabled and all internal program/erase circuits are disabled. Under this condition the device will reset to the Read mode. Subsequent writes will be ignored until the V_{CC} level is greater than V_{LKO}. It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when V_{CC} is above 2.3 V.

If Embedded Erase Algorithm is interrupted, there is possibility that the erasing sector(s) cannot be used.

Write Pulse "Glitch" Protection

Noise pulses of less than 5 ns (typical) on OE, CE, or WE will not initiate a write cycle.

Logical Inhibit

Writing is inhibited by holding any one of $\overline{OE} = V_{IL}$, $\overline{CE} = V_{IH}$, or $\overline{WE} = V_{IH}$. To initiate a write cycle \overline{CE} and \overline{WE} must be a logical zero while \overline{OE} is a logical one.

Power-up Write Inhibit

Power-up of the device with $\overline{WE} = \overline{CE} = V_{IL}$ and $\overline{OE} = V_{IH}$ will not accept commands on the rising edge of \overline{WE} . The internal state machine is automatically reset to the read mode on power-up.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	Unit	
Falameter	Symbol	Min	Max	Onit
Storage Temperature	Tstg	-55	+125	°C
Ambient Temperature with Power Applied	Та	-40	+85	°C
Voltage with respect to Ground All pins except A ₉ , \overline{OE} , and $\overline{RESET} *^{1, *2}$	Vin, Vout	-0.5	Vcc +0.5	V
Power Supply Voltage *1	Vcc	-0.5	+5.5	V
A ₉ , \overline{OE} , and $\overline{RESET} *^{1, *3}$	Vin	-0.5	+13.0	V

*1 : Voltage is defined on the basis of $V_{SS} = GND = 0 V$.

*2 : Minimum DC voltage on input or I/O pins is –0.5 V. During voltage transitions, input or I/O pins may undershoot Vss to –2.0 V for periods of up to 20 ns. Maximum DC voltage on output and I/O pins is Vcc +0.5 V. During voltage transitions, input or I/O pins may overshoot to Vcc +2.0 V for periods of up to 20 ns.

- *3 : Minimum DC input voltage on A₉, OE, and RESET pins is –0.5 V. During voltage transitions, A₉, OE, and RESET pins may undershoot V_{SS} to –2.0 V for periods of up to 20 ns. Voltage difference between input and supply voltage (V_{IN} V_{CC}) does not exceed +9.0 V. Maximum DC input voltage on A₉, OE, and RESET pins is +13.0 V which may overshoot to +14.0 V for periods of up to 20 ns.
- WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

Parameter	Symbol	Condition	Va	Unit	
	Symbol	Condition	Min	Max	Offic
Ambient Temperature	Та	-80	-20	+70	°C
Ambient Temperature	IA	-90/-12	-40	+85	C
Supply Voltages*	Vcc	-80	+3.0	+3.6	V
	VCC	-90/-12	+2.7	+3.6	V

RECOMMENDED OPERATING CONDITIONS

* : Voltage is defined on the basis of $V_{SS} = GND = 0 V$.


Note : Operating ranges define those limits between which the functionality of the device is quaranteed.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ MAXIMUM OVERSHOOT / MAXIMUM UNDERSHOOT



■ DC CHARACTERISTICS

Demonster	Cumula al	Test Osnalitions	Va	11	
Parameter	Symbol	Test Conditions	Min	Max	Unit
Input Leakage Current	lц	V _{IN} = V _{SS} to V _{CC} , V _{CC} = V _{CC} Max	-1.0	+1.0	μA
Output Leakage Current	ILO	Vout = Vss to Vcc, Vcc = Vcc Max	-1.0	+1.0	μA
A ₉ , OE, RESET Inputs Leakage Current	Ιιπ	Vcc = Vcc Max, A9, OE, RESET = 12.5 V		35	μA
V Active Ourrent *1	l	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}, f = 10 \text{ MHz}$		30	mA
Vcc Active Current *1	Icc1	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}, f = 5 \text{ MHz}$	_	15	mA
Vcc Active Current *2	Icc2	$\overline{CE} = V_{IL}, \overline{OE} = V_{IH}$	_	35	mA
Vcc Current (Standby)	Іссз	$\frac{V_{\text{CC}} = V_{\text{CC}} \text{ Max, } \overline{\text{CE}} = V_{\text{CC}} \pm 0.3 \text{ V,}}{\text{RESET} = V_{\text{CC}} \pm 0.3 \text{ V}}$	_	5	μA
Vcc Current during Reset (Standby, RESET)	ICC4	Vcc = Vcc Max, RESET = Vss ±0.3 V	_	5	μA
Vcc Current (Automatic Sleep Mode) *3	Icc5	$\label{eq:cc_star} \begin{array}{l} V_{\text{CC}} = V_{\text{CC}} \text{ Max}, \\ \hline \textbf{RESET} = V_{\text{CC}} \pm 0.3 \text{ V}, \\ \hline \textbf{CE} = V_{\text{SS}} \pm 0.3 \text{ V}, \\ \text{VIN} = V_{\text{CC}} \pm 0.3 \text{ V} \\ \text{or } V_{\text{SS}} \pm 0.3 \text{ V} \end{array}$	_	5	μΑ
Input Low Level	VIL	—	-0.5	0.6	V
Input High Level	VIH	—	2.0	Vcc + 0.3	V
Voltage for Autoselect, Sector Protection and Temporary Sector Unprotection (A ₉ , OE, RESET) *4	Vid	_	11.5	12.5	V
Output Low Voltage Level	Vol	Io∟ = 4.0 mA, Vcc = Vcc Min	_	0.45	V
Output High Voltage Laval	Voh1	Іон = -2.0 mA, Vcc = Vcc Min	2.4	_	V
Output High Voltage Level	Vон2	Іон = –100 µА	Vcc-0.4	V	
Low Vcc Lock-Out Voltage	Vlko	—	2.3	2.5	V

*1 : The lcc current listed includes both the DC operating current and the frequency dependent component.

*2 : Icc active while Embedded Erase or Embedded Program is in progress.

*3 : Automatic sleep mode enables the low power mode when address remain stable for 150 ns.

*4 : (VID - VCC) do not exceed 9 V.


■ AC CHARACTERISTICS

• Read Only Operations Characteristics

	Symbol			Value*						
Parameter			Test Setup	-80		-90		-12		Unit
	JEDEC	Standard		Min	Max	Min	Max	Min	Max	
Read Cycle Time	t avav	trc		80		90		120		ns
Address to Output Delay	t avqv	tacc	$\frac{\overline{CE}}{OE} = V_{IL}$		80		90		120	ns
Chip Enable to Output Delay	t elqv	tce	$\overline{OE} = V_{IL}$		80		90		120	ns
Output Enable to Output Delay	t GLQV	toe			30		35		50	ns
Chip Enable to Output High-Z	t ehqz	tdF	_		25		30		30	ns
Output Enable to Output High-Z	tgнqz	tdF	_		25		30		30	ns
Output Hold Time From Address, CE or OE, Whichever Occurs First	t axqx	tон	_	0		0	—	0	_	ns
RESET Pin Low to Read Mode	—	t READY	—		20		20	—	20	μs

*: Test Conditions: Output Load:1 TTL gate and 30 pF (MBM29LV016T/B-80/-90)

1 TTL gate and 100 pF (MBM29LV016T/B-12) Input rise and fall times: 5 ns Input pulse levels: 0.0 V or 3.0 V Timing measurement reference level Input: 1.5 V Output: 1.5 V



• Write (Erase/Program) Operations

	e/Program) Op						١	Value					
Param	neter	Sy	mbol		-80			-90		-12			Unit
		JEDEC	Standard	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Write Cycle Time	Э	t avav	twc	80			90			120			ns
Address Setup T	ime	tavwl	tas	0			0			0			ns
Address Hold Til	me	t wlax	tан	45			45			50			ns
Data Setup Time	9	t dvwh	tos	35			45			50			ns
Data Hold Time		t whdx	tрн	0			0			0			ns
Output Enable S	etup Time	—	toes	0			0			0		—	ns
Output	Read			0			0			0	—	—	ns
	Toggle and Data Polling	_	tоен	10	_	_	10		_	10	_		ns
Read <u>Rec</u> over T Write (OE High t		t GHWL	tgнw∟	0	_		0			0			ns
Read <u>Rec</u> over T Write (OE High t		t GHEL	t GHEL	0	_		0			0			ns
CE Setup Time		telwl	tcs	0			0			0			ns
WE Setup Time		twlel	tws	0			0			0			ns
CE Hold Time		twнен	tсн	0			0			0			ns
WE Hold Time		t ehwh	twн	0			0			0			ns
Write Pulse Widt	th	t wlwh	twp	35			45			50		—	ns
CE Pulse Width		t eleh	t CP	35			45			50		—	ns
Write Pulse Widt	th High	twnw∟	twpн	25			25			30	—	—	ns
CE Pulse Width	High	t ehel	t срн	25			25			30	—	—	ns
Programming Op	peration	twhwh1	twhwh1		8			8			8		μs
Sector Erase Op	peration *1	twhwh2	twhwh2		1			1			1		S
Delay Time from Output Enable	Embedded	_	t eoe		_	30			35			50	ns
Vcc Setup Time		—	tvcs	50			50			50		—	μs
Voltage Transitio	n Time *2	_	t∨LHT	4			4			4			μs
Write Pulse Widt	th *2	_	twpp	100			100			100			μs
OE Setup Time t	to $\overline{\text{WE}}$ Active *2		toesp	4			4			4		—	μs
CE Setup Time t	to $\overline{\text{WE}}$ Active *2		t CSP	4			4		—	4			μs
Recover Time Fr	rom RY/BY		trв	0			0		—	0			ns
RESET Hold Tin Read	ne Before	—	tкн	200			200			200			ns

(Continued)

(Continued)

	S.	mbol	Value									
Parameter	Зуі	nbol		-80		-90			-12			Unit
	JEDEC	Standard	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Program/Erase Valid to RY/BY Delay	_	t BUSY			80			90			90	ns
Rise Time to VID *2	_		500			500			500			ns
RESET Pulse Width		t RP	500			500			500			ns

*1 : This does not include the preprogramming time.

*2 : This timing is for Sector Protection operation.

■ ERASE AND PROGRAMMING PERFORMANCE

Parameter		Limits		Unit	Comments		
Farameter	Min Typ		Max	Unit	Comments		
Sector Erase Time	_	1	10	S	Excludes programming time prior to erasure		
Byte Programming Time	_	8	300	μs	Excludes system-level overhead		
Chip Programming Time	_	16.8	50	S	Excludes system-level overhead		
Erase/Program Cycle	100,000	_		cycle	—		


■ TSOP (1) PIN CAPACITANCE


Parameter	Symbol	Test Setup	Va	Unit	
	Symbol	Test Setup	Тур	Max	onit
Input Capacitance	CIN	V _{IN} = 0	7.5	9.5	pF
Output Capacitance	Соит	Vout = 0	8	10	pF
Control Pin Capacitance	CIN2	V _{IN} = 0	10	13	pF


Note : Test conditions $T_A = +25^{\circ}C$, f = 1.0 MHz


TIMING DIAGRAM


• Key to Switching Waveforms


































■ FLOW CHART






















ORDERING INFORMATION

Part No.	Package	Access Time	Sector Architecture
MBM29LV016T-80PTN MBM29LV016T-90PTN MBM29LV016T-12PTN	40-pin plastic TSOP (1) (FPT-40P-M06) (Normal bend)	80 90 120	- Top sector
MBM29LV016T-80PTR MBM29LV016T-90PTR MBM29LV016T-12PTR	40-pin plastic TSOP (1) (FPT-40P-M07) (Reverse bend)	80 90 120	
MBM29LV016B-80PTN MBM29LV016B-90PTN MBM29LV016B-12PTN	40-pin plastic TSOP (1) (FPT-40P-M06) (Normal bend)	80 90 120	Bottom sector
MBM29LV016B-80PTR MBM29LV016B-90PTR MBM29LV016B-12PTR	40-pin plastic TSOP (1) (FPT-40P-M07) (Reverse bend)	80 90 120	




PACKAGE DIMENSIONS



(Continued)

(Continued)



FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0306 © FUJITSU LIMITED Printed in Japan