

FEATURES

- ±1/2 LSB Total Unadjusted Error
- 2 µs Settling Time
- Serial Data Input
- ±Full-Scale Output Set by V_{REFH} and V_{REFL}
- Unipolar and Bipolar Operation
- TTL Input Compatible
- 20-Pin DIP or SOL Package
- Low Cost


APPLICATIONS

- Voltage Setpoint Control
- Digital Offset & Gain Adjustment
- Microprocessor Controlled Calibration
- General Purpose Trimming Adjustments


GENERAL DESCRIPTION

The DAC8800 TrimDAC[®] is designed to be a general purpose digitally controlled voltage adjustment device. The output voltage range can be independently set for each set of four D/A converters. In addition, both unipolar and bipolar output voltage ranges are easy to establish by external reference input high and low terminals. The digitally-programmed output voltages are ideal for op amp trimming, voltage-controlled amplifier gain setting and any general purpose trimming tasks.

A three-wire serial digital interface loads the contents of eight internal DAC registers which establish the output voltage levels. An asynchronous Clear (CLR) input places all DACs in a zero code output condition, very handy for system power-up. An internal regulator provides TTL input compatibility over a wide range of V_{DD} supply voltages. Single supply operation is available by connecting V_{SS} to GND.

PIN CONNECTIONS


TrimDAC is a registered trademark of Analog Devices, Inc.

FUNCTIONAL BLOCK DIAGRAM

6
ORDERING INFORMATION¹

Model	Temperature Range	Package Description ²
DAC8800BR ³	-55°C to +125°C	Q-20 Cerdip
DAC8800FR	-40°C to +85°C	Q-20 Cerdip
DAC8800FP	-40°C to +85°C	N-20 Plastic DIP
DAC8800FS	-40°C to +85°C	R-20 SOL

NOTES

¹Burn in is available on commercial and industrial temperature range parts in Cerdip and plastic DIP packages.

²For outline information see Package Information section.

³For devices processed in total compliance to MIL-STD-883, add /883 after part number. Consult factory for 883 data sheet.

DAC8800—SPECIFICATIONS

Single Supply; $V_{DD} = +12\text{ V}$, $V_{SS} = 0\text{ V}$, $V_{REFH} = +5\text{ V}$, $V_{REFL} = 0\text{ V}$; or Dual Supply;
 $V_{DD} = +12\text{ V}$, $V_{SS} = -5\text{ V}$, $V_{REFH} = +2.5\text{ V}$, $V_{REFL} = -2.5\text{ V}$; F Grade; $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$;
B Grade; $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$, unless otherwise noted.

ELECTRICAL CHARACTERISTICS¹

Parameter	Symbol	Conditions	Min	Typ	Max	Units
STATIC ACCURACY (All specifications apply for DACs A, B, C, D, E, F, G, H)						
Resolution	N		8			Bits
Total Unadjusted Error ²	TUE				$\pm 1/2$	LSB
Differential Nonlinearity ³	DNL				± 1	LSB
Full Scale Error	G _{FSF}				$\pm 1/2$	LSB
Zero Code Error	V _{ZSE}				$\pm 1/2$	LSB
DAC Output Resistance	R _{OUT}		8	12	16	k Ω
DAC Output Resistance Match	A _{ROUT} /R _{OUT}			0.5		%
REFERENCE INPUT						
Voltage Range ⁵	V _{REFH}	Pins 2 & 19	V _{REFL}	(V _{DD} - 4)		V
	V _{REFL}	Pins 1 & 20	V _{SS}	V _{REFH}		V
Input Resistance	V _{REFH}	Digital Inputs = 55 _H	2	3		k Ω
Input Resistance Match	A _{REFH} /R _{REFH}	Digital Inputs = 55 _H		0.5		%
Reference Input Capacitance ⁶	C _{REF}	Digital Inputs All Zeros	50	75		pF
	C _{REF}	Digital Inputs All Ones	75	100		pF
DIGITAL INPUTS						
Logic High	V _{INH}		2.4			V
Logic Low	V _{INI}			0.8		V
Input Current	I _{IN}	V _{IN} = 0 V or +5 V		± 1		μA
Input Capacitance ⁴	C _{IN}		4	8		pF
Input Coding					Binary	
POWER SUPPLIES ⁷						
Positive Supply Current	I _{DD}	Dual Supply TTL	1	2		mA
		Dual Supply CMOS	0.2	0.4		mA
Negative Supply Current	I _{SS}	Dual Supply	0.01	0.2		mA
Power Dissipation	P _{DISS}	Single Supply Operation	12	24		mW
		Dual Supply Operation	12	25		mW
DC Power Supply Rejection Ratio	PSRR	$\Delta V_{DD} = \pm 5\%$	0.001	0.01		%/%
DYNAMIC PERFORMANCE ⁴						
V _{OUT} Settling Time	t _S	$\pm 1/2$ LSB Error Band	0.8	2		μs
Channel-to-Channel Crosstalk ⁷	C _T	Measured Between Adjacent DAC Outputs	80			nVs
SWITCHING CHARACTERISTICS ^{4,8}						
Input Clock Pulse Width	t _{CHI} , t _{CLL}	Clock Level High or Low	60			ns
Data Setup Time	t _{DS}		30			ns
Data Hold Time	t _{DH}		30			ns
DAC Register Load Pulse Width	t _{LD}		50			ns
Clear Pulse Width	t _{CLR}		50			ns
Clock Edge to Load Time	t _{CLKLD}		50			ns
Edge Time	t _{EDCK}		50			ns

NOTES

¹Testing performed in SINGLE SUPPLY mode, except I_{DD}, I_{SS}, and PSRR which are tested in DUAL SUPPLY mode.

²Includes Full Scale Error, Relative Accuracy, and Zero Code Error.

³All devices guaranteed monotonic over the full operating temperature range.

⁴Guaranteed by design and not subject to production test.

⁵V_{DD} - 4 volts is the maximum reference voltage for the above specifications. Also V_{REFH} > V_{REFL}.

⁶Digital Input voltages V_{IP} = V_{ISD} or V_{IPH} for TTL condition; V_{IN} = 0 V or +5 V for CMOS condition.

⁷DAC outputs unloaded. P_{DISS} is calculated from (I_{DD} · V_{DD}) + (I_{SS} · V_{SS}).

⁸Measured at V_{OUT} pin where an adjacent V_{OUT} pin is making a full-scale voltage change.

⁹See timing diagram for location of measured values.

Specifications subject to change without notice.