

512 x 8 Registered PROM

Features

- CMOS for optimum speed/power
- High speed
 - -25 ns max set-up
 - -12 ns clock to output
- Low power
 - -495 mW (commercial)
 - 660 mW (military)
- Synchronous and asynchronous output enables
- On-chip edge-triggered registers
- Buffered common PRESET and CLEAR inputs
- EPROM technology, 100% programmable


- Slim 300-mil, 24-pin plastic or hermetic DIP, 28-pin LCC, or 28-pin PLCC
- 5V ±10% V_{CC}, commercial and military
- TTL-compatible I/O
- Direct replacement for bipolar PROMs
- Capable of withstanding greater than 1500V static discharge

Functional Description

The CY7C225 is a high-performance 512 word by 8 bit electrically programmable read only memory packaged in a slim 300-mil plastic or hermetic DIP, 28-pin leadless chip carrier, and 28-pin PLCC. The memory cells utilize proven EPROM

floating gate technology and byte-wide intelligent programming algorithms.

The CY7C225 replaces bipolar devices and offers the advantages of lower power, superior performance, and high programming yield. The EPROM cell requires only 13.5V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be tested 100%, as each location is written into, erased, and repeatedly exercised prior to encapsulation. Each PROM is also tested for AC performance to guarantee that after customer programming the product will meet AC specification limits.



Selection Guide

		7C225-25	7C225-30	7C225-35	7C225-40
Maximum Set-Up Time (ns)		25	30	35	40
Maximum Clock to Output	(ns)	12	15	20	25
Maximum Operating	Commercial	90	90		90
Current (mA)	Military		120	120	120



Maximum Ratings (Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature - 65°C to +150°C Ambient Temperature with Power Applied - 55°C to +125°C Supply Voltage to Ground Potential (Pin 24 to Pin 12) - 0.5V to +7.0V DC Voltage Applied to Outputs in High Z State - 0.5V to +7.0V DC Program Voltage (Pins 7, 18, 20) 14.0V

Static Discharge Voltage(per MIL-STD-883, Method 3015)	>1500V
Latch-Up Current	>200 mA

Operating Range

Range	Ambient Temperature	v _{cc}
Commercial	0°C to +70°C	5V ± 10%
Industrial ^[1]	- 40°C to +85°C	5V ± 10%
Military ^[2]	- 55°C to +125°C	5V ± 10%

Electrical Characteristics Over the Operating Range [3, 4]

Parameter	Description	Test Conditions		Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V_{CC} = Min., I_{OH} = - 4.0 mA V_{IN} = V_{IH} or V_{IL}		2.4		V
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 16 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$			0.4	V
V _{IH}	Input HIGH Level	Guaranteed Input Logical HIG All Inputs	H Voltage for	2.0		V
V _{IL}	Input LOW Level	Guaranteed Input Logical LOW Inputs		0.8	v	
I _{IX}	Input Leakage Current	$GND \le V_{IN} \le V_{CC}$	- 10	+10	μA	
V _{CD}	Input Clamp Diode Voltage	Note 4	_			
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disabled ^[5]		- 40	+40	μА
I _{OS}	Output Short Circuit Current	$V_{CC} = Max., V_{OUT} = 0.0V^{[6]}$		- 20	- 90	mA
I_{CC}	Power Supply Current	$I_{OUT} = 0 \text{ mA}$	Commercial	-	90	mA
)ii	$V_{CC} = Max.^{[7]}$	Military		120	1
V _{PP}	Programming Supply Voltage			13	14	V
I _{PP}	Programming Supply Current				50	mA
V _{lHP}	Input HIGH Programming Voltage		-	3.0		v
V _{ILP}	Input LOW Programming Voltage				0.4	v

Capacitance^[4]


Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz,	10	pF
C _{OUT}	Output Capacitance	$V_{\rm CC} = 5.0 \text{V}$	10	pF

Notes:

- Contact a Cypress representative for industrial temperature range specifications.
- TA is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.
- See the "Introduction to CMOS PROMs" section of the Cypress Data Book for general information on testing.
- 5. For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.
- For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- Due to the design of the differential cell in this device, I_{CC} can only be accurately measured on a programmed array.



AC Test Loads and Waveforms[4]



ALL INPUT PULSES

3.0V

90%
10%

≤ 5 ns

C225-5

(a) Normal Load

(b) High Z Load

C225-6

Equivalent to: THÉVENIN EQUIVALENT
100Ω
OUTPUT • → ∞ 2.0V

Operating Modes

The CY7C225 incorporates a D-type, master-slave register on chip, reducing the cost and size of pipelined microprogrammed systems and applications where accessed PROM data is stored temporarily in a register. Additional flexibility is provided with synchronous (E_S) and asynchronous (E) output enables and CLEAR and PRESET inputs.

Upon power-up, the synchronous enable (\overline{E}_S) flip-flop will be in the set condition causing the outputs (O_0-O_7) to be in the OFF or high-impedance state. Data is read by applying the memory location to the address inputs (A_0-A_8) and a logic LOW to the enable (\overline{E}_S) input. The stored data is accessed and loaded into the master flip-flops of the data register during the address set-up time. At the next LOW-to-HIGH transition of the clock (CP), data is transferred to the slave flip-flops, which drive the output buffers, and the accessed data will appear at the outputs (O_0-O_7) provided the asynchronous enable (\overline{E}) is also LOW.

The outputs may be disabled at any time by switching the asynchronous enable (E) to a logic HIGH, and may be returned to the active state by switching the enable to a logic LOW.

Regardless of the condition of E, the outputs will go to the OFF or high-impedance state upon the next positive clock edge after the synchronous enable (E_S) input is switched to a HIGH level. If the synchronous enable pin is switched to a logic LOW, the subsequent positive clock edge will return the output to the active state if E is LOW. Following a positive clock edge, the address and synchro-

nous enable inputs are free to change since no change in the output will occur until the next LOW-to-HIGH transition of the clock. This unique feature allows the CY7C225 decoders and sense amplifiers to access the next location while previously addressed data remains stable on the outputs.

System timing is simplified in that the on-chip edge-triggered register allows the PROM clock to be derived directly from the system clock without introducing race conditions. The on-chip register timing requirements are similar to those of discrete registers available in the market.

The CY7C225 has buffered asynchronous CLEAR and PRESET inputs. Applying a LOW to the PRESET input causes an immediate load of all ones into the master and slave flip-flops of the register, independent of all other inputs, including the clock (CP). Applying a LOW to the CLEAR input, resets the flip-flops to all zeros. The initialize data will appear at the device outputs after the outputs are enabled by bringing the asynchronous enable (E) LOW.


When power is applied, the (internal) synchronous enable flip-flop will be in a state such that the outputs will be in the high-impedance state. In order to enable the outputs, a clock must occur and the \overline{E}_S input pin must be LOW at least a set-up time prior to the clock LOW-to-HIGH transition. The \overline{E} input may then be used to enable the outputs.



Switching Characteristics Over the Operating Range [3, 4]

		7C22	5-25	7C22	5-30	7C22	5-35	7C22	5-40	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
t _{SA}	Address Set-Up to Clock HIGH	25		30		35		40		ns
t _{HA}	Address Hold from Clock HIGH	0		0		0		0		ns
t _{CO}	Clock HIGH to Valid Output		12		15		20		25	ns
t _{PWC}	Clock Pulse Width	10		15		20		20		ns
t _{SES}	E _S Setup to Clock HIGH	10		10		10		10		ns
t _{HES}	E _S Hold from Clock HIGH	Ö		5		5		5		ns
t _{DB} t _{DC}	Delay from PRESET or CLEAR to Valid Output		20		20		20		20	ns
t _{RB} t _{RC}	PRESET or CLEAR Recovery to Clock HIGH	15		20		20		20		ns
tpwb tpwc	PRESET or CLEAR Pulse Width	15		20		20		20		ns
t _{COS}	Valid Output from Clock HIGH[8]	_	20		20		25		30	ns
t _{HZC}	Inactive Output from Clock HIGH[8]		20		20		25		30	ns
t _{DOE}	Valid Output from E LOW		20		20		25		30	ns
t _{HZE}	Inactive Output from E HIGH		20		20		25		30	ns

Switching Waveforms^[4]



Note: 8. Applies only when the synchronous (\overline{E}_S) function is used.



Programming Information

Programming support is available from Cypress as well as from a number of third-party software vendors. For detailed programming information, including a listing of software packages, please

see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.

Table 1. Mode Selection

				1	Pin Functio	n ^[9]	Pin Function ^[9]					
	Read or Output Disable	A ₈ - A ₀	СР	$\overline{\mathbf{E}}_{\mathbf{S}}$	CLR	Ē	PS	$O_7 - O_0$				
Mode	Other	A ₈ - A ₀	PGM	VFY	V _{PP}	Ē	PS	$D_7 - D_0$				
Read		$A_8 - A_0$	X	V _{IL}	V _{IH}	V _{IL}	V_{IH}	$O_7 - O_0$				
Output	Disable	$A_8 - A_0$	X	V_{IH}	V _{IH}	X	V_{IH}	High Z				
Output	Disable	$A_8 - A_0$	Х	Х	V_{IH}	V_{IH}	V _{IH}	High Z				
Clear		$A_8 - A_0$	Х	V_{IL}	V_{IL}	V_{IL}	V_{IH}	Zeros				
Preset		$A_8 - A_0$	Х	V_{IL}	V_{IH}	V _{IL}	V_{IL}	Ones				
Program	m	$A_8 - A_0$	V _{ILP}	VIHP	V _{PP}	V_{IHP}	V_{IHP}	$D_7 - D_0$				
Prograi	m Verify	$A_8 - A_0$	V _{IHP}	V _{ILP}	V _{PP}	V _{IHP}	V_{IHP}	$O_7 - O_0$				
Prograi	m Inhibit	$A_8 - A_0$	V _{IHP}	V _{IHP}	V _{PP}	V _{IHP}	V _{IHP}	High Z				
Intellig	ent Program	$A_8 - A_0$	V_{ILP}	V _{IHP}	V _{PP}	V _{IHP}	V_{IHP}	$D_7 - D_0$				
Blank (Check Ones	$A_8 - A_0$	V _{PP}	V _{ILP}	V _{ILP}	V_{ILP}	V_{IHP}	Ones				
Blank (Check Zeros	$A_8 - A_0$	V_{PP}	V_{JHP}	V_{ILP}	V_{ILP}	V_{IHP}	Zeros				

Note: 9. X = "don't care" but not to exceed $V_{CC} \pm 5\%$.







Figure 1. Programming Pinouts





Typical DC and AC Characteristics























C225-10



Ordering Information[10]

Spo (n	eed is)	Ordering	Package		Operating
t _{SA}	t_{CO}	Code	Name	Package Type	Range
25	12	CY7C225-25DC	D14	24-Lead (300-Mil) CerDIP	Commercial
		CY7C225-25JC	J64	28-Lead Plastic Leaded Chip Carrier	1
		CY7C225-25PC	P13	24-Lead (300-Mil) Molded DIP	
30	15	CY7C225-30DC	D14	24-Lead (300-Mil) CerDIP	Commercial
		CY7C225-30JC	J64	28-Lead Plastic Leaded Chip Carrier	
		CY7C225-30PC	P13	24-Lead (300-Mil) Molded DIP	
		CY7C225-30DMB	D14	24-Lead (300-Mil) CerDIP	Military
		CY7C225-30LMB	L64	28-Square Leadless Chip Carrier	
35	20	CY7C225-35DMB	D14	24-Lead (300-Mil) CerDIP	Military
		CY7C225-35LMB	L64	28-Square Leadless Chip Carrier	
40	25	CY7C225-40DC	D14	24-Lead (300-Mil) CerDIP	Commercial
1		CY7C225-40JC	J64	28-Lead Plastic Leaded Chip Carrier]
		CY7C225-40PC	P13	24-Lead (300-Mil) Molded DIP]
		CY7C225-40DMB	D14	24-Lead (300-Mil) CerDIP	Military
		CY7C225-40LMB	L64	28-Square Leadless Chip Carrier]

Note:

MILITARY SPECIFICATIONS Group A Subgroup Testing

DC Characteristics

Parameter	Subgroups
V _{OH}	1, 2, 3
V_{OL}	1, 2, 3
V _{IH}	1, 2, 3
V_{IL}	1, 2, 3
I _{IX}	1, 2, 3
I _{OZ}	1, 2, 3
I_{CC}	1, 2, 3

Switching Characteristics

Parameter	Subgroups
t _{SA}	7, 8, 9, 10, 11
t _{HA}	7, 8, 9, 10, 11
tco	7, 8, 9, 10, 11
t_{DP}	7, 8, 9, 10, 11
t _{RP}	7, 8, 9, 10, 11

SMD Cross Reference

SMD Number	Suffix	Cypress Number
5962-88518	01LX	CY7C225-30DMB
5962-88518	013X	CY7C225-30LMB
5962-88518	02LX	CY7C225-35DMB
5962-88518	023X	CY7C225-35LMB
5962-88518	03LX	CY7C225-40DMB
5962-88518	033X	CY7C225-40LMB

Document #: 38-00002-E

Most of these products are available in industrial temperature range. Contact a Cypress representative for specifications and product availability.