# 1-Mbit (128K x 8) Static RAM 

## Features

- Pin- and function-compatible with CY7C109B/CY7C1009B
- High speed
$-\mathrm{t}_{\mathrm{AA}}=10 \mathrm{~ns}$
- Low active power
$-I_{\mathrm{CC}}=60 \mathrm{~mA}$ @ $\mathbf{1 0} \mathrm{ns}$
- Low CMOS standby power
- ISB2 = 1.2 mA ('L' Version only)
- 2.0V Data Retention
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with $\overline{\mathrm{CE}}_{1}, \mathrm{CE}_{2}$, and $\overline{\mathrm{OE}}$ options
- Available in Pb-Free Packages

Functional Description ${ }^{[1]}$
The CY7C109D/CY7C1009D is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy
memory expansion is provided by an active LOW Chip Enable $\left(\overline{C E}_{1}\right)$, an active HIGH Chip Enable ( $\mathrm{CE}_{2}$ ), an active LOW Output Enable ( $\overline{\mathrm{OE}})$, and tri-state drivers. Writing to the device is accomplished by taking Chip Enable One ( $\overline{\mathrm{CE}}_{1}$ ) and Write Enable (WE) inputs LOW and Chip Enable Two ( $\mathrm{CE}_{2}$ ) input HIGH. Data on the eight I/O pins ( $\mathrm{I} / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ) is then written into the location specified on the address pins ( $\mathrm{A}_{0}$ through $\mathrm{A}_{16}$ ).
Reading from the device is accomplished by taking Chip Enable One ( $\mathrm{CE}_{1}$ ) and Output Enable (OE) LOW while forcing Write Enable (WE) and Chip Enable Two ( $\mathrm{CE}_{2}$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.
The eight input/output pins ( $I / \mathrm{O}_{0}$ through $\mathrm{I} / \mathrm{O}_{7}$ ) are placed in a high-impedance state when the device is deselected $\left(\overline{\mathrm{CE}}_{1}\right.$ HIGH or $\mathrm{CE}_{2}$ LOW), the outputs are disabled ( OE HIGH), or during a write operation ( $\overline{C E}_{1}$ LOW, $\mathrm{CE}_{2} \mathrm{HIGH}$, and $\overline{W E}$ LOW).
The CY7C109D is available in standard 400-mil-wide SOJ and 32-pin TSOP type I packages. The CY7C1009D is available in a 300-mil-wide SOJ Pb-Free package. The CY7C1009D and CY7C109D are functionally equivalent in all other respects.


## Selection Guide

|  | CY7C109D-10 <br> CY7C1009D-10 | CY7C109D-12 <br> CY7C1009D-12 | Unit |
| :--- | :---: | :---: | :---: |
| Maximum Access Time | 10 | 12 | ns |
| Maximum Operating Current | 60 | 50 | mA |
| Maximum CMOS Standby Current | Non-L Com'I / Ind'I | 3 | 3 |
|  | Low Power Version | 1.2 | 1.2 |
| mA |  |  |  |

Note:

1. For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied. $\qquad$ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Supply Voltage on $\mathrm{V}_{\mathrm{CC}}$ to Relative $\mathrm{GND}^{[2]} \ldots .-0.5 \mathrm{~V}$ to +7.0 V
DC Voltage Applied to Outputs
in High-Z State ${ }^{[2]}$................................. -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
${ }^{[2]}$.. $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$

Current into Outputs (LOW)........................................ 20 mA
Static Discharge Voltage.......................................... > 2001V
(per MIL-STD-883, Method 3015)
Latch-up Current....................................................> 200 mA
Operating Range

| Range | Ambient Temperature | $\mathbf{V}_{\text {CC }}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Conditions |  | $\begin{aligned} & \text { 7C109D-10 } \\ & \text { 7C1009D-10 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C109D-12 } \\ & \text { 7C1009D-12 } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage | $\mathrm{V}_{\mathrm{CC}}=$ Min., $\mathrm{I}_{\mathrm{OH}}=-4.0 \mathrm{~mA}$ |  | 2.4 |  | 2.4 |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output LOW Voltage | $\mathrm{V}_{\mathrm{CC}}=\mathrm{Min} ., \mathrm{I}_{\mathrm{OL}}=8.0 \mathrm{~mA}$ |  |  | 0.4 |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.0 | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{cc}} \\ & +0.3 \end{aligned}$ | 2.0 | $\begin{aligned} & \mathrm{V}_{\mathrm{cc}} \\ & +0.3 \end{aligned}$ | V |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage ${ }^{[2]}$ |  |  | -0.5 | 0.8 | -0.5 | 0.8 | V |
| $\mathrm{I}_{\mathrm{IX}}$ | Input Load Current | $\mathrm{GND} \leq \mathrm{V}_{1} \leq \mathrm{V}_{\mathrm{CC}}$ |  | -1 | +1 | -1 | +1 | $\mu \mathrm{A}$ |
| loz | Output Leakage Current | $G N D \leq V_{1} \leq V_{C C}$, Output Disabled |  | -1 | +1 | -1 | +1 | $\mu \mathrm{A}$ |
| los | Output Short Circuit Current ${ }^{[3]}$ | $\mathrm{V}_{\text {CC }}=$ Max., $\mathrm{V}_{\text {OUT }}=\mathrm{GND}$ |  |  | -300 |  | -300 | mA |
| Icc | $\mathrm{V}_{\mathrm{Cc}}$ Operating Supply Current | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{Max.,} \mathrm{I}_{\text {OUT }}=0 \mathrm{~mA}, \\ & \mathrm{f}=\mathrm{f}_{\mathrm{MAX}}=1 / \mathrm{t}_{\mathrm{RC}} \end{aligned}$ |  |  | 60 |  | 50 | mA |
| $\mathrm{I}_{\text {SB1 }}$ | Automatic CE <br> Power-Down Current <br> -TTL Inputs | $\begin{aligned} & \text { Max. } \mathrm{V}_{\mathrm{CC}}, \overline{\mathrm{CE}}_{1} \geq \mathrm{V}_{\mathrm{IH}} \\ & \text { or } \mathrm{CE}_{2} \leq \mathrm{V}_{\mathrm{IL}}, \\ & \mathrm{~V}_{\mathrm{IN}} \geq \mathrm{V}_{\mathrm{IH}} \text { or } \\ & \mathrm{V}_{\text {IN }} \leq \mathrm{V}_{\mathrm{IL}}, \mathrm{f}=\mathrm{f}_{\mathrm{MAX}} \end{aligned}$ |  |  | 10 |  | 10 | mA |
| ${ }^{\text {SB2 }}$ | Automatic CE Power-Down Current -CMOS Inputs | $\begin{aligned} & \text { Max. }^{V_{C C}}, \\ & \mathrm{CE}_{1} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \text { or } C E_{2} \leq 0.3 \mathrm{~V}, \\ & \mathrm{~V}_{\text {IN }} \geq \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \\ & \text { or } \mathrm{V}_{\text {IN }} \leq 0.3 \mathrm{~V}, \mathrm{f}=0 \end{aligned}$ |  |  | 3 |  | 3 | mA |
|  |  |  | L |  | 1.2 |  | 1.2 | mA |

## Capacitance ${ }^{[4]}$

| Parameter | Description | Test Conditions | Max. | Unit |
| :--- | :--- | :--- | :--- | :---: |
| $\mathrm{C}_{\mathbb{I}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$, | 9 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 8 | pF |
|  |  |  |  |  |

## Thermal Resistance ${ }^{[4]}$

| Parameter | Description | Test Conditions | All-Packages | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\Theta_{\mathrm{JA}}$ | Thermal Resistance <br> (Junction to Ambient) $^{[4]}$ | Still Air, soldered on a 3 $\times 4.5$ inch, two-layer <br> printed circuit board | TBD | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  | Thermal Resistance <br> ${\text { (Junction to Case) })^{[4] ~}}^{\circ} \mathrm{C} / \mathrm{W}$ |  |  |  |

## Notes:

2. $\mathrm{V}_{\mathrm{IL}}$ (min. $)=-2.0 \mathrm{~V}$ and $\mathrm{V}_{I \mathrm{H}}(\max )=\mathrm{V}_{\mathrm{CC}}+2 \mathrm{~V}$ for pulse durations of less than 20 ns .
3. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
4. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms



Switching Characteristics Over the Operating Range ${ }^{[7]}$

| Parameter | Description | $\begin{aligned} & \text { 7C109D-10 } \\ & \text { 7C1009D-10 } \end{aligned}$ |  | $\begin{gathered} \text { 7C109D-12 } \\ \text { 7C1009D-12 } \end{gathered}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| Read Cycle |  |  |  |  |  |  |
| $\mathrm{t}_{\text {power }}{ }^{\text {[5] }}$ | $\mathrm{V}_{\mathrm{Cc}}$ (typical) to the first access | 100 |  | 100 |  | $\mu \mathrm{S}$ |
| $\mathrm{t}_{\text {RC }}$ | Read Cycle Time | 10 |  | 12 |  | ns |
| $\mathrm{t}_{\mathrm{AA}}$ | Address to Data Valid |  | 10 |  | 12 | ns |
| $\mathrm{t}_{\text {OHA }}$ | Data Hold from Address Change | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {ACE }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Data Valid, $\mathrm{CE}_{2} \mathrm{HIGH}$ to Data Valid |  | 10 |  | 12 | ns |
| $\mathrm{t}_{\text {doe }}$ | $\overline{\mathrm{OE}}$ LOW to Data Valid |  | 5 |  | 6 | ns |
| thzoe | $\overline{\mathrm{OE}}$ LOW to Low Z | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {Hzoe }}$ | $\overline{\mathrm{OE}}$ HIGH to High $\mathrm{Z}^{[8,9]}$ |  | 5 |  | 6 | ns |
| t LzCE | $\overline{\mathrm{CE}}_{1}$ LOW to Low Z, CE ${ }_{2}$ HIGH to Low $\mathrm{Z}^{[9]}$ | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZCE }}$ | $\overline{\mathrm{CE}}_{1}$ HIGH to High Z, CE ${ }_{2}$ LOW to High $\mathrm{Z}^{[8,9]}$ |  | 5 |  | 6 | ns |
| $\mathrm{t}_{\text {PU }}$ | $\overline{\mathrm{CE}}_{1}$ LOW to Power-Up, $\mathrm{CE}_{2}$ HIGH to Power-Up | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\mathrm{PD}}$ | $\overline{\mathrm{CE}}_{1}$ HIGH to Power-Down, $\mathrm{CE}_{2}$ LOW to Power-Down |  | 10 |  | 12 | ns |
| Write Cycle ${ }^{[10]}$ |  |  |  |  |  |  |
| $\mathrm{t}_{\text {wc }}$ | Write Cycle Time ${ }^{[11]}$ | 10 |  | 12 |  | ns |
| ${ }^{\text {t }}$ SCE | $\overline{\mathrm{CE}}_{1}$ LOW to Write End, $\mathrm{CE}_{2} \mathrm{HIGH}$ to Write End | 8 |  | 10 |  | ns |
| $\mathrm{t}_{\text {AW }}$ | Address Set-Up to Write End | 7 |  | 10 |  | ns |

5. $t_{\text {POWER }}$ gives the minimum amount of time that the power supply should be at typical $V_{C C}$ values until the first memory access can be performed
6. Full device operation requires linear $\mathrm{V}_{\mathrm{CC}}$ ramp from $\mathrm{V}_{\mathrm{DR}}$ to $\mathrm{V}_{\mathrm{CC}(\text { min. })} \geq 50 \mu \mathrm{~s}$ or stable at $\mathrm{V}_{\mathrm{CC}(\text { min. })} \geq 50 \mu \mathrm{~s}$.
7. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V , input pulse levels of 0 to 3.0 V , and output loading of the specified $\mathrm{I}_{\mathrm{OL}} \mathrm{I}_{\mathrm{OH}}$ and 30-pF load capacitance.
8. $\mathrm{t}_{\text {HZOE }}, \mathrm{t}_{\text {HZCE }}$, and $\mathrm{t}_{\text {HZWE }}$ are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured $\pm 200 \mathrm{mV}$ from steady-state voltage.
9. At any given temperature and voltage condition, $t_{\text {HZCE }}$ is less than $t_{\text {IZCE }}$, $t_{\text {HZOE }}$ is less than $t_{\text {IZOF }}$, and $t_{H Z W E}$ is less than $t_{\text {LZWE }}$ for any given device.
10. The internal write time of the memory is defined by the overlap of $\mathrm{CE}_{1}$ LOW, $C E_{2} \mathrm{HIGH}$, and WE LOW. $\mathrm{CE}_{1}$ and $\overline{W E}$ must be LOW and $C E_{2}$ HIGH to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
11. The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of $t_{\text {HZWE }}$ and $t_{S D}$

Switching Characteristics Over the Operating Range ${ }^{[7]}$

| Parameter | Description | $\begin{aligned} & \text { 7C109D-10 } \\ & \text { 7C1009D-10 } \end{aligned}$ |  | $\begin{aligned} & \text { 7C109D-12 } \\ & \text { 7C1009D-12 } \end{aligned}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\mathrm{HA}}$ | Address Hold from Write End | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {SA }}$ | Address Set-Up to Write Start | 0 |  | 0 |  | ns |
| $\mathrm{t}_{\text {PWE }}$ | $\overline{\text { WE Pulse Width }}$ | 7 |  | 10 |  | ns |
| $\mathrm{t}_{\text {SD }}$ | Data Set-Up to Write End | 6 |  | 7 |  | ns |
| $\mathrm{t}_{\mathrm{HD}}$ | Data Hold from Write End | 0 |  | 0 |  | ns |
| t LZWE | $\overline{\text { WE }}$ HIGH to Low ${ }^{\text {[ }}{ }^{[9]}$ | 3 |  | 3 |  | ns |
| $\mathrm{t}_{\text {HZWE }}$ | $\overline{\text { WE }}$ LOW to High $\mathrm{Z}^{[8,9]}$ |  | 6 |  | 6 | ns |

Data Retention Characteristics Over the Operating Range

| Parameter | Description |  | Conditions | Min. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DR}}$ | $\mathrm{V}_{\text {cC }}$ for Data Retention |  | $\begin{aligned} & \frac{V_{C C}}{}=V_{D R}=2.0 V, \\ & C_{1} \geq V_{C C}-0.3 V \text { or } C E_{2} \leq 0.3 V \\ & V_{I N} \geq V_{C C}-0.3 V \text { or } V_{I N} \leq 0.3 V \end{aligned}$ | 2.0 |  | V |
| ${ }^{\text {CCDR }}$ | Data Retention Current | Non-L, Com'l / Ind'l |  |  | 3 | mA |
|  |  | L-Version Only |  |  | 1.2 | mA |
| $\mathrm{t}_{\mathrm{CDR}}{ }^{[4]}$ | Chip Deselect to Data Retention Time |  |  | 0 |  | ns |
| $\mathrm{t}^{\text {[ }}{ }^{[6]}$ | Operation Recovery Time |  |  | $\mathrm{t}_{\mathrm{RC}}$ |  | ns |

## Data Retention Waveform



## Switching Waveforms

Read Cycle No. $\mathbf{1}^{[12,13]}$


Notes:
12. Device is continuously selected. $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}_{1}=\mathrm{V}_{\mathrm{IL}}, \mathrm{CE}_{2}=\mathrm{V}_{\mathrm{IH}}$. 13. WE is HIGH for read cycle.

Switching Waveforms (continued)
Read Cycle No. 2 ( $\overline{\mathrm{OE}}$ Controlled) ${ }^{[13,14]}$


Write Cycle No. 1 ( $\overline{C E}_{1}$ or $\mathrm{CE}_{2}$ Controlled) ${ }^{[15,16]}$


## Notes:

14. Address valid prior to or coincident with $\overline{\mathrm{CE}}_{1}$ transition LOW and $\mathrm{CE}_{2}$ transition HIGH.
15. Data $I / O$ is high impedance if $O E=V_{I H}$.
16. If $\overline{\mathrm{CE}}_{1}$ goes HIGH or $\mathrm{CE}_{2}$ goes LOW simultaneously with $\overline{\mathrm{WE}}$ going HIGH , the output remains in a high-impedance state.

Switching Waveforms (continued)
Write Cycle No. 2 ( $\overline{\text { WE }}$ Controlled, $\overline{\mathrm{OE}}$ HIGH During Write) ${ }^{[15,16]}$


Write Cycle No. 3 ( $\overline{\mathrm{WE}}$ Controlled, $\overline{\mathrm{OE}}$ LOW) ${ }^{[16]}$


## Truth Table

| $\overline{C E}_{1}$ | $C E_{2}$ | $\overline{\mathrm{OE}}$ | $\overline{W E}$ | $\mathrm{I} / \mathrm{O}_{0}-1 / \mathrm{O}_{7}$ | Mode | Power |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | X | X | X | High Z | Power-down | Standby ( $\mathrm{I}_{\text {SB }}$ ) |
| X | L | X | X | High Z | Power-down | Standby ( $\mathrm{I}_{\text {SB }}$ ) |
| L | H | L | H | Data Out | Read | Active ( $\mathrm{I}_{\text {CC }}$ ) |
| L | H | X | L | Data In | Write | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |
| L | H | H | H | High Z | Selected, Outputs Disabled | Active ( $\mathrm{I}_{\mathrm{CC}}$ ) |

17. During this period the I/Os are in the output state and input signals should not be applied.

CYPRESS

## Ordering Information

| $\begin{aligned} & \text { Speed } \\ & \text { (ns) } \end{aligned}$ | Ordering Code | Package Name | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: |
| 10 | CY7C109D-10VXC | V33 | 32-Lead (400-Mil) Molded SOJ (Pb-Free) | Commercial |
|  | CY7C1009D-10VXC | V32 | 32-Lead (300-Mil) Molded SOJ (Pb-Free) |  |
|  | CY7C109D-10ZXC | Z32 | 32-Lead TSOP Type I (Pb-Free) |  |
|  | CY7C109D-10VXI | V33 | 32-Lead (400-Mil) Molded SOJ (Pb-Free) | Industrial |
|  | CY7C1009D-10VXI | V32 | 32-Lead (300-Mil) Molded SOJ (Pb-Free) |  |
|  | CY7C109D-10ZXI | Z32 | 32-Lead TSOP Type I (Pb-Free) |  |
| 12 | CY7C109D-12VXC | V33 | 32-Lead (400-Mil) Molded SOJ (Pb-Free) | Commercial |
|  | CY7C1009D-12VXC | V32 | 32-Lead (300-Mil) Molded SOJ (Pb-Free) |  |
|  | CY7C109D-12ZXC | Z32 | 32-Lead TSOP Type I (Pb-Free) |  |
|  | CY7C109D-12VXI | V33 | 32-Lead (400-Mil) Molded SOJ (Pb-Free) | Industrial |
|  | CY7C1009D-12VXI | V32 | 32-Lead (300-Mil) Molded SOJ (Pb-Free) |  |
|  | CY7C109D-12ZXI | Z32 | 32-Lead TSOP Type I (Pb-Free) |  |

Shaded areas contain advance information. Please contact your local Cypress sales representative for availability of these parts.

## Package Diagrams



Package Diagrams (continued)


All product and company names mentioned in this document may be the trademarks of their respective holders.

CY7C109D
PRELIMINARY

## Document History Page

Document Title: CY7C109D, CY7C1009D 1-Mbit (128K x 8) SRAM (Preliminary)
Document Number: 38-05468

| REV. | ECN NO. | Issue Date | Orig. of <br> Change | Description of Change |
| :---: | :---: | :---: | :---: | :--- |
| $* *$ | 201560 | See ECN | SWI | Advance Information data sheet for C9 IPP |
| ${ }^{*}$ A | 233722 | See ECN | RKF | DC parameters are modified as per EROS (Spec \# 01-2165) <br> Pb-free offering in Ordering Information |
| *B | 262950 | See ECN | RKF | Added Data Retention Characteristics table <br> Added T power Spec in Switching Characteristics table <br> Shaded Ordering Information |
| ${ }^{* C}$ | 307596 | See ECN | RKF | Reduced Speed bins to -10 and -12 ns |

