1-Mbit (128K x 8) Static RAM

Features

- Pin- and function-compatible with CY7C109B/CY7C1009B
- High speed
 - $t_{AA} = 10 \text{ ns}$
- · Low active power
 - I_{CC} = 60 mA @ 10 ns
- · Low CMOS standby power
 - I_{SB2} = 1.2 mA ('L' Version only)
- 2.0V Data Retention
- · Automatic power-down when deselected
- · TTL-compatible inputs and outputs
- Easy memory expansion with \overline{CE}_1 , \overline{CE}_2 , and \overline{OE} options
- Available in Pb-Free Packages

Functional Description[1]


The CY7C109D/CY7C1009D is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy

memory expansion is provided by an active LOW Chip Enable ($\overline{\text{CE}}_1$), an active HIGH Chip Enable ($\overline{\text{CE}}_2$), an active LOW Output Enable ($\overline{\text{OE}}$), and tri-state drivers. Writing to the device is accomplished by taking Chip Enable One ($\overline{\text{CE}}_1$) and Write Enable (WE) inputs LOW and Chip Enable Two ($\overline{\text{CE}}_2$) input HIGH. Data on the eight I/O pins (I/O $_0$ through I/O $_7$) is then written into the location specified on the address pins ($\overline{\text{A}}_0$ through $\overline{\text{A}}_{16}$).

Reading from the device is accomplished by taking Chip Enable One ($\overline{\text{CE}_1}$) and Output Enable ($\overline{\text{OE}}$) LOW while forcing Write Enable ($\overline{\text{WE}}$) and Chip Enable Two ($\overline{\text{CE}_2}$) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O $_0$ through I/O $_7$) are placed in a high-impedance state when the device is deselected (CE $_1$ HIGH or CE $_2$ LOW), the outputs are disabled (OE HIGH), or during a write operation (CE $_1$ LOW, CE $_2$ HIGH, and WE LOW).

The CY7C109D is available in standard 400-mil-wide SOJ and 32-pin TSOP type I packages. The CY7C1009D is available in a 300-mil-wide SOJ Pb-Free package. The CY7C1009D and CY7C109D are functionally equivalent in all other respects.



Selection Guide

		CY7C109D-10 CY7C1009D-10	CY7C109D-12 CY7C1009D-12	Unit
Maximum Access Time		10	12	ns
Maximum Operating Current		60	50	mA
Maximum CMOS Standby Current 1	Non-L Com'l / Ind'l	3	3	
[_ow Power Version	1.2	1.2	mA

Note:

1. For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.





Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature-65°C to +150°C

Ambient Temperature with

Power Applied......–55°C to +125°C

Supply Voltage on V_{CC} to Relative $GND^{[2]}$ -0.5V to +7.0V

DC Voltage Applied to Outputs in High-Z State $^{[2]}$ -0.5V to V_{CC} + 0.5V

DC Input Voltage^[2].....-0.5V to V_{CC} + 0.5V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	> 2001V
Latch-up Current	> 200 mA

Operating Range

	Range	Ambient Temperature	V _{CC}
Co	ommercial	0°C to +70°C	5V ± 10%
Ind	dustrial	−40°C to +85°C	5V ± 10%

Electrical Characteristics Over the Operating Range

					7C109D-10 7C1009D-10		7C109D-12 7C1009D-12	
Parameter	Description	Test Conditions		Min.	Max.	Min.	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -4.0 m/	4	2.4		2.4		V
V_{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 8.0 mA			0.4		0.4	V
V _{IH}	Input HIGH Voltage			2.0	V _{CC} + 0.3	2.0	V _{CC} + 0.3	V
V_{IL}	Input LOW Voltage ^[2]			-0.5	0.8	-0.5	0.8	V
I _{IX}	Input Load Current	$GND \leq V_1 \leq V_{CC}$	$\overline{GND} \leq V_I \leq V_CC$		+1	-1	+1	μΑ
l _{OZ}	Output Leakage Current	$GND \leq V_I \leq V_CC,$ Output Disabled	-1	+1	-1	+1	μА	
I _{OS}	Output Short Circuit Current ^[3]	V _{CC} = Max., V _{OUT} = GND			-300		-300	mA
I _{CC}	V _{CC} Operating Supply Current	$V_{CC} = Max., I_{OUT} = 0 mA$ $f = f_{MAX} = 1/t_{RC}$,		60		50	mA
I _{SB1}	Automatic CE Power-Down Current —TTL Inputs	Max. V_{CC} , $\overline{CE}_1 \ge V_{IH}$ or $CE_2 \le V_{IL}$, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$, $f = f_{MAX}$			10		10	mA
I _{SB2}	Automatic CE	Max. V _{CC} ,			3		3	mA
	Power-Down Current —CMOS Inputs	$CE_1 \ge V_{CC} - 0.3V$, or $CE_2 \le 0.3V$, $V_{IN} \ge V_{CC} - 0.3V$, or $V_{IN} \le 0.3V$, $f = 0$			1.2		1.2	mA

Capacitance^[4]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	9	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	8	pF


Thermal Resistance^[4]

Parameter	Description	Test Conditions	All-Packages	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient) ^[4]	Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	TBD	°C/W
Θ JC	Thermal Resistance (Junction to Case) ^[4]		TBD	°C/W

- V_{IL} (min.) = -2.0V and V_{IH}(max) = V_{CC} + 2V for pulse durations of less than 20 ns.
 Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 4. Tested initially and after any design or process changes that may affect these parameters.



AC Test Loads and Waveforms



Switching Characteristics Over the Operating Range^[7]

		7C109D-10 7C1009D-10		7C109D-12 7C1009D-12		
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Read Cycle			•			
t _{power} [5]	V _{CC} (typical) to the first access	100		100		μS
t _{RC}	Read Cycle Time	10		12		ns
t _{AA}	Address to Data Valid		10		12	ns
t _{OHA}	Data Hold from Address Change	3		3		ns
t _{ACE}	CE ₁ LOW to Data Valid, CE ₂ HIGH to Data Valid		10		12	ns
t _{DOE}	OE LOW to Data Valid		5		6	ns
t _{LZOE}	OE LOW to Low Z	0		0		ns
t _{HZOE}	OE HIGH to High Z ^[8, 9]		5		6	ns
t _{LZCE}	CE ₁ LOW to Low Z, CE ₂ HIGH to Low Z ^[9]	3		3		ns
t _{HZCE}	CE ₁ HIGH to High Z, CE ₂ LOW to High Z ^[8, 9]		5		6	ns
t _{PU}	CE ₁ LOW to Power-Up, CE ₂ HIGH to Power-Up	0		0		ns
t _{PD}	CE ₁ HIGH to Power-Down, CE ₂ LOW to Power-Down		10		12	ns
Write Cycle	[10]	1	•	1	•	
t _{WC}	Write Cycle Time ^[11]	10		12		ns
t _{SCE}	CE ₁ LOW to Write End, CE ₂ HIGH to Write End	8		10		ns
t _{AW}	Address Set-Up to Write End	7		10		ns

- 5. t_{POWER} gives the minimum amount of time that the power supply should be at typical V_{CC} values until the first memory access can be performed
 6. Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min.)} ≥ 50 μs or stable at V_{CC(min.)} ≥ 50 μs.
 7. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified lo_L/l_{OH} and 30-pF load capacitance.
- 8. thzoe, thzoe, and thzwe are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±200 mV from steady-state voltage.
- 41 any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZCE}, and t_{HZWE} for any given device.
 The internal write time of the memory is defined by the overlap of CE₁ LOW, CE₂ HIGH, and WE LOW. CE₁ and WE must be LOW and CE₂ HIGH to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
 The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.




Switching Characteristics Over the Operating Range^[7]

		7C109D-10 7C1009D-10		7C109D-12 7C1009D-12		
Parameter	Description	Min.	Max.	Min.	Max.	Unit
t _{HA}	Address Hold from Write End	0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		ns
t _{PWE}	WE Pulse Width	7		10		ns
t _{SD}	Data Set-Up to Write End	6		7		ns
t _{HD}	Data Hold from Write End	0		0		ns
t _{LZWE}	WE HIGH to Low Z ^[9]	3		3		ns
t _{HZWE}	WE LOW to High Z ^[8, 9]		6		6	ns

Data Retention Characteristics Over the Operating Range


Parameter	Description		Conditions	Min.	Max	Unit
V_{DR}	V _{CC} for Data Retention		$V_{CC} = V_{DR} = 2.0V,$	2.0		V
I _{CCDR}	Data Retention	Non-L, Com'l / Ind'l	$\overrightarrow{CE}_1 \ge V_{CC} - 0.3V \text{ or } CE_2 \le 0.3V, \ V_{IN} \ge V_{CC} - 0.3V \text{ or } V_{IN} \le 0.3V$		3	mA
	Current	L-Version Only			1.2	mA
t _{CDR} ^[4]	Chip Deselect to Data Retention Time			0		ns
t _R ^[6]	Operation Recovery Ti	me		t _{RC}		ns

Data Retention Waveform



Switching Waveforms

Read Cycle No. 1^[12, 13]




Notes:

12. <u>Device</u> is continuously selected. <u>OE</u>, <u>CE</u>₁ = V_{IL}, CE₂ = V_{IH}. 13. <u>WE</u> is HIGH for read cycle.




Switching Waveforms (continued)

Read Cycle No. 2 (OE Controlled)[13, 14]



Write Cycle No. 1 (CE₁ or CE₂ Controlled)^[15, 16]



Notes:

14. Address valid prior to or coincident with $\overline{\text{CE}}_1$ transition LOW and CE_2 transition HIGH.


15. Data I/O is high impedance if $\overline{\text{OE}} = \text{V}_{\text{IH}}$.

16. If $\overline{\text{CE}}_1$ goes HIGH or $\overline{\text{CE}}_2$ goes LOW simultaneously with $\overline{\text{WE}}$ going HIGH, the output remains in a high-impedance state.




Switching Waveforms (continued)

Write Cycle No. 2 (WE Controlled, OE HIGH During Write)[15, 16]



Write Cycle No. 3 (WE Controlled, OE LOW)[16]



Truth Table

CE ₁	CE ₂	OE	WE	I/O ₀ –I/O ₇	Mode	Power
Н	Х	Х	X	High Z	Power-down	Standby (I _{SB})
Х	L	Х	Х	High Z	Power-down	Standby (I _{SB})
L	Н	L	Н	Data Out	Read	Active (I _{CC})
L	Н	Х	L	Data In	Write	Active (I _{CC})
L	Н	Н	Н	High Z	Selected, Outputs Disabled	Active (I _{CC})

Note:

^{17.} During this period the I/Os are in the output state and input signals should not be applied.




Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
10	CY7C109D-10VXC	V33	32-Lead (400-Mil) Molded SOJ (Pb-Free)	Commercial
	CY7C1009D-10VXC	V32	32-Lead (300-Mil) Molded SOJ (Pb-Free)	
	CY7C109D-10ZXC	Z32	32-Lead TSOP Type I (Pb-Free)	
	CY7C109D-10VXI	V33	32-Lead (400-Mil) Molded SOJ (Pb-Free)	Industrial
	CY7C1009D-10VXI	V32	32-Lead (300-Mil) Molded SOJ (Pb-Free)	
	CY7C109D-10ZXI	Z32	32-Lead TSOP Type I (Pb-Free)	
12	CY7C109D-12VXC	V33	32-Lead (400-Mil) Molded SOJ (Pb-Free)	Commercial
	CY7C1009D-12VXC	V32	32-Lead (300-Mil) Molded SOJ (Pb-Free)	
	CY7C109D-12ZXC	Z32	32-Lead TSOP Type I (Pb-Free)	
	CY7C109D-12VXI	V33	32-Lead (400-Mil) Molded SOJ (Pb-Free)	Industrial
	CY7C1009D-12VXI	V32	32-Lead (300-Mil) Molded SOJ (Pb-Free)	
	CY7C109D-12ZXI	Z32	32-Lead TSOP Type I (Pb-Free)	

Shaded areas contain advance information. Please contact your local Cypress sales representative for availability of these parts.


Package Diagrams







Package Diagrams (continued)

32-Lead (400-Mil) Molded SOJ V33





32-Lead Thin Small Outline Package Type I (8x20 mm) Z32



All product and company names mentioned in this document may be the trademarks of their respective holders.



Document History Page

	Document Title: CY7C109D, CY7C1009D 1-Mbit (128K x 8) SRAM (Preliminary) Document Number: 38-05468						
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change			
**	201560	See ECN	SWI	Advance Information data sheet for C9 IPP			
*A	233722	See ECN	RKF	DC parameters are modified as per EROS (Spec # 01-2165) Pb-free offering in Ordering Information			
*B	262950	See ECN	RKF	Added Data Retention Characteristics table Added T _{power} Spec in Switching Characteristics table Shaded Ordering Information			
*C	307596	See ECN	RKF	Reduced Speed bins to -10 and -12 ns			