

32-Channel Infinite Sample-and-Hold

AD5533*

FEATURES

Infinite Sample-and-Hold Capability to $\pm 0.018\%$ Accuracy High Integration:

32-Channel DAC in 12 mm \times 12 mm CSPBGA Per Channel Acquisition Time of 16 μs Max Adjustable Voltage Output Range Output Impedance 0.5 Ω Output Voltage Span 10 V Readback Capability DSP/Microcontroller Compatible Serial Interface Parallel Interface Temperature Range -40°C to +85°C

APPLICATIONS
Optical Networks
Automatic Test Equipment
Level Setting
Instrumentation
Industrial Control Systems
Data Acquisition
Low Cost I/O

GENERAL DESCRIPTION


The AD5533 combines a 32-channel voltage translation function with an infinite output hold capability. An analog input voltage on the common input pin, $V_{\rm IN}$, is sampled and its digital representation transferred to a chosen DAC Register. $V_{\rm OUT}$ for this DAC is then updated to reflect the new contents of the DAC register. Channel selection is accomplished via the parallel address inputs A0–A4 or via the serial input port. The output voltage range is determined by the offset voltage at the OFFS_IN pin and the gain of the output amplifier. It is restricted to a range from $V_{SS}+2\ V$ to $V_{DD}-2\ V$ because of the headroom of the output amplifier.

The device is operated with AV $_{\rm CC}$ = +5 V ± 5%, DV $_{\rm CC}$ = +2.7 V to +5.25 V, V $_{\rm SS}$ = -4.75 V to -16.5 V, and V $_{\rm DD}$ = +8 V to +16.5 V and requires a stable 3 V reference on REF_IN as well as an offset voltage on OFFS IN.

PRODUCT HIGHLIGHTS

- 1. Infinite Droopless Sample-and-Hold Capability.
- 2. The AD5533 is available in a 74-lead CSPBGA with a body size of 12 mm \times 12 mm.

FUNCTIONAL BLOCK DIAGRAM



*Protected by U.S. Patent No. 5,969,657; other patents pending.

REV. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

$\begin{array}{l} \textbf{AD5533-SPECIFICATIONS} & (V_{DD}=+8 \text{ V to } +16.5 \text{ V}, V_{SS}=-4.75 \text{ V to } -16.5 \text{ V}; \text{ } \text{AV}_{CC}=+4.75 \text{ V to } +5.25 \text{ V}; \text{ } \text{DV}_{CC}=2.7 \text{ V} \\ \text{to } 5.25 \text{ V}; \text{ } \text{AGND}=\text{DGND}=\text{DAC_GND}=0 \text{ V}; \text{ } \text{REF_IN}=3 \text{ V}; \text{ } \text{Output Range from } \text{V}_{SS}+2 \text{ V to V}_{DD}-2 \text{ V}. \text{ } \text{All outputs unloaded}. \text{ } \text{All specifications T}_{\text{MIN}} \text{ to T}_{\text{MAX}}, \text{ } \text{ } \text{unless otherwise noted.}) \end{array}$

Parameter ¹	A Version ²	Unit	Conditions/Comments
ANALOG CHANNEL			
V _{IN} to V _{OUT} Nonlinearity	±0.018	% max	Input Range 100 mV to 2.96 V.
iv our	±0.006	% typ	After Gain and Offset Adjustment.
Gain	3.46/3.6	min/max	3.52 typ.
Offset Error	±50	mV max	3.3 2 typ.
ANALOG INPUT (V _{IN})	0-3	V	Naminal Insurt Dance
Input Voltage Range		·	Nominal Input Range.
Input Lower Dead Band	70	mV max	50 mV typ. Referred to V _{IN} .
T III D ID I	10	***	See Figure 5.
Input Upper Dead Band	40	mV max	12 mV typ. Referred to V _{IN} .
T	,		See Figure 5.
Input Current	1	μA max	100 nA typ. V _{IN} Being Acquired on
Input Capacitance ³	20	nE tun	One Channel.
	20	pF typ	
NALOG INPUT (OFFS_IN)			100 4
Input Current	1	μA max	100 nA typ.
Input Voltage Range	0/4	V min/max	Output Range Restricted
			from $V_{SS} + 2 V$ to $V_{DD} - 2 V$.
VOLTAGE REFERENCE			
REF_IN			
Nominal Input Voltage	3.0	V	
Input Voltage Range ³	2.85/3.15	V min/max	
Input Current	1	μA max	<1 nA typ.
REF_OUT			•
Output Voltage	3	V typ	
Output Impedance ³	280	kΩ typ	
Reference Temperature Coefficient ³	60	ppm/°C typ	
ANALOG OUTPUTS (V _{OUT} 0–31)			
Output Temperature Coefficient ^{3, 4}	10	ppm/°C typ	
DC Output Impedance	0.5	Ω typ	
Output Range	$V_{SS} + 2/V_{DD} - 2$	V min/max	
Resistive Load ^{3, 5}	5	kΩ min	
Capacitive Load ^{3, 5}	500	pF max	
Short-Circuit Current ³	7	mA typ	
DC Power Supply Rejection Ratio ³	-70	dB typ	$V_{\rm DD}$ = +15 V ± 5%.
DC I owel Supply Rejection Ratio	-70	dB typ	$V_{SS} = -15 \text{ V} \pm 5\%.$
DC Crosstalk ³	250	μV max	$\mathbf{v}_{SS} = -13 \mathbf{v} \pm 3/6$.
	250	μιπαχ	
ANALOG OUTPUT (OFFS_OUT)	10	mm=- /0 C :	
Output Temperature Coefficient ^{3, 4}	10	ppm/°C typ	
DC Output Impedance ³	1.3	kΩ typ	
Output Range	50 to REF_IN – 12	mV typ	S
Output Current	10	μA max	Source Current.
Capacitive Load	100	pF max	
DIGITAL INPUTS ³			
Input Current	±10	μA max	5 μA typ.
Input Low Voltage	0.8	V max	$DV_{CC} = 5 V \pm 5\%.$
	0.4	V max	$DV_{CC} = 3 V \pm 10\%$.
Input High Voltage	2.4	V min	$DV_{CC} = 5 V \pm 5\%.$
	2.0	V min	$DV_{CC} = 3 V \pm 10\%$.
Input Hysteresis (SCLK and \overline{CS} Only)	200	mV typ	
Input Capacitance	10	pF max	
DIGITAL OUTPUTS (BUSY, DOUT) ³			
Output Low Voltage	0.4	V max	DV_{CC} = 5 V. Sinking 200 μ A.
Output High Voltage	4.0	V min	$DV_{CC} = 5 \text{ V. Sourcing } 200 \mu\text{A}.$
Output Low Voltage	0.4	V max	$DV_{CC} = 3 \text{ V. Southling } 200 \mu\text{A.}$
		V min	$DV_{CC} = 3 \text{ V. Sourcing } 200 \text{ µA.}$
Output High Voltage	1 2.4		
Output High Voltage High Impedance Leakage Current	2.4 ±1	μA max	D _{OUT} Only.

-2-

Parameter ¹	A Version ²	Unit	Conditions/Comments
POWER REQUIREMENTS			
Power Supply Voltages			
$ m V_{DD}$	8/16.5	V min/max	
V_{SS}	-4.75/-16.5	V min/max	
AV_{CC}	4.75/5.25	V min/max	
$\mathrm{DV}_{\mathrm{CC}}$	2.7/5.25	V min/max	
Power Supply Currents ⁶			
$I_{ m DD}$	15	mA max	10 mA typ. All Channels Full-Scale.
I_{SS}	15	mA max	10 mA typ. All Channels Full-Scale.
AI_{CC}	33	mA max	26 mA typ.
$\mathrm{DI}_{\mathrm{CC}}$	1.5	mA max	1 mA typ.
Power Dissipation ⁶	280	mW typ	$V_{DD} = +10 \text{ V}, V_{SS} = -5 \text{ V}.$

NOTES

Specifications subject to change without notice.

$\begin{array}{l} \textbf{AC CHARACTERISTICS} & (V_{DD}=8 \text{ V to } 16.5 \text{ V}, V_{SS}=-4.75 \text{ V to } -16.5 \text{ V}; \text{ AV}_{CC}=4.75 \text{ V to } 5.25 \text{ V}; \text{ DV}_{CC}=2.7 \text{ V to } 5.25 \text{ V}; \text{ AGND}=0 \text{ DGND}=0 \text{ DGND}=0 \text{ DGC_GND}=0 \text{ V}; \text{ REF_IN}=3 \text{ V}; \text{ Output Range from V}_{SS}+2 \text{ V to V}_{DD}-2 \text{ V}. \text{ All outputs unloaded.} \\ \textbf{All specifications T}_{MIN} \text{ to T}_{MAX}, \text{ unless otherwise noted.}) \end{aligned}$

Parameter	A Version ¹	Unit	Conditions/Comments
Output Settling Time ²	3	μs max	
Acquisition Time	16	μs max	
OFFS_IN Settling Time ²	10	μs max	500 pF, 5 kΩ Load; 0 V–3 V Step
Digital Feedthrough ²	0.2	nV-s typ	
Output Noise Spectral Density @ 1 kHz ²	400	$nV/(\sqrt{Hz})$ typ	
AC Crosstalk ²	5	nV-s typ	

NOTES

REV. A -3-

¹See Terminology.

²A Version: Industrial temperature range –40°C to +85°C; typical at +25°C.

³Guaranteed by design and characterization, not production tested.

⁴AD780 as reference for the AD5533.

⁵Ensure that you do not exceed T_J (max). See maximum ratings.

⁶Outputs unloaded.

¹A Version: Industrial temperature range –40°C to +85°C; typical at 25°C.

²Guaranteed by design and characterization, not production tested.

Specifications subject to change without notice.

TIMING CHARACTERISTICS

PARALLEL INTERFACE

Parameter ^{1, 2}	Limit at T _{MIN} , T _{MAX} (A Version)	Unit	Conditions/Comments
t_1	0	ns min	$\overline{\text{CS}}$ to $\overline{\text{WR}}$ Setup Time
t_2	0	ns min	CS to WR Hold Time
t_3	50	ns min	CS Pulsewidth Low
t_4	50	ns min	WR Pulsewidth Low
t ₅	20	ns min	A4–A0, CAL, OFFS_SEL to WR Setup Time
t_6	7	ns min	A4-A0, CAL, OFFS_SEL to WR Hold Time

NOTES

¹See Interface Timing Diagram.

 $^2\mbox{Guaranteed}$ by design and characterization, not production tested.

Specifications subject to change without notice.

SERIAL INTERFACE

Parameter ^{1, 2}	Limit at T _{MIN} , T _{MAX} (A Version)	Unit	Conditions/Comments
f_{CLKIN}	20	MHz max	SCLK Frequency
t_1	20	ns min	SCLK High Pulsewidth
t_2	20	ns min	SCLK Low Pulsewidth
t_3	15	ns min	SYNC Falling Edge to SCLK Falling Edge Setup Time
t_4	50	ns min	SYNC Low Time
t ₅	10	ns min	D _{IN} Setup Time
t_6	5	ns min	D _{IN} Hold Time
t ₇	5	ns min	SYNC Falling Edge to SCLK Rising Edge Setup Time for Read Back
t_8^3	20	ns max	SCLK Rising Edge to D _{OUT} Valid
t_8^3 t_9^3	60	ns max	SCLK Falling Edge to D _{OUT} High Impedance
t ₁₀	400	ns min	10th SCLK Falling Edge to SYNC Falling Edge for Read Back
t_{11}^{4}	7	ns min	SCLK Falling Edge to SYNC Falling Edge Setup Time for Read Back

NOTES

Specifications subject to change without notice.

PARALLEL INTERFACE TIMING DIAGRAM




Figure 1. Parallel Write (ISHA Mode Only)

Figure 2. Load Circuit for D_{OUT} Timing Specifications

-4- REV. A

¹See Serial Interface Timing Diagrams.

²Guaranteed by design and characterization, not production tested.

³These numbers are measured with the load circuit of Figure 2.

 $^{^4\}overline{\mbox{SYNC}}$ should be taken low while SCLK is low for read back.

SERIAL INTERFACE TIMING DIAGRAMS




Figure 3. 10-Bit Write (ISHA Mode and Both Readback Modes)




Figure 4. 14-Bit Read (Both Readback Modes)

REV. A -5-

ABSOLUTE MAXIMUM RATINGS^{1, 2}

 $(T_A = 25^{\circ}C, \text{ unless otherwise noted})$

C A
V_{DD} to AGND0.3 V to +17 V
V_{SS} to AGND $\ \ldots \ +0.3\ V$ to –17 V
AV _{CC} to AGND, DAC_GND0.3 V to +7 V
DV _{CC} to DGND
Digital Inputs to DGND0.3 V to DV _{CC} + 0.3 V
Digital Outputs to DGND -0.3 V to DV _{CC} + 0.3 V
REF_IN to AGND, DAC_GND -0.3 V to AV _{CC} + 0.3 V
V_{IN} to AGND, DAC_GND0.3 V to AV _{CC} + 0.3 V
V_{OUT} 0-31 to AGND V_{SS} - 0.3 V to V_{DD} + 0.3 V
OFFS_IN to AGND V_{SS} – 0.3 V to V_{DD} + 0.3 V
OFFS_OUT to AGND \ldots AGND – 0.3 V to AV _{CC} + 0.3 V
AGND to DGND0.3 V to +0.3 V
Operating Temperature Range
Industrial40°C to +85°C
Storage Temperature Range65°C to +150°C
Junction Temperature (T_J max)
74-Lead CSPBGA Package, θ_{JA} Thermal Impedance 41°C/W
Reflow Soldering
Peak Temperature
Time at Peak Temperature 10 sec to 40 sec

Max Power Dissipation	n (150°C – T _A	$(1)/\theta_{IA} mW^3$
Max Continuous Load		v
per Channel Group		15.5 mA^4

NOTES

Group 1: Channels 3, 4, 5, 6, 7, 8, 9, 10

Group 2: Channels 14, 16, 18, 20. 21, 24, 25, 26

Group 3: Channels 15, 17, 19, 22, 23, 27, 28, 29

Group 4: Channels 0, 1, 2, 11, 12, 13, 30, 31

For higher junction temperatures derate as follows:

T _J (°C)	Max Continuous Load Current per Group (mA)	
70	15.5	
90	9.025	
100	6.925	
110	5.175	
125	3.425	
135	2.55	
150	1.5	

ORDERING GUIDE

Model	Function	Output Impedance	Output Voltage Span	Package Description	Package Option
AD5533ABC-1 AD5533ABC-1REEL	32-Channel ISHA Only 32-Channel ISHA Only	0.5Ω typ 0.5Ω typ	10 V 10 V	74-Lead CSPBGA 74-Lead CSPBGA	BC-74 BC-74
AD5533BBC-1*	32-Channel Precision ISHA Only	$0.5 \Omega \text{ typ}$	10 V	74-Lead CSPBGA	BC-74
AD5532ABC-1* AD5532ABC-2* AD5532ABC-3* AD5532ABC-5*	32 DACs, 32-Channel ISHA 32 DACs, 32-Channel ISHA 32 DACs, 32-Channel ISHA 32 DACs, 32-Channel ISHA	$0.5~\Omega$ typ $0.5~\Omega$ typ $500~\Omega$ typ $1~\mathrm{k}\Omega$ typ	10 V 20 V 10 V 10 V	74-Lead CSPBGA 74-Lead CSPBGA 74-Lead CSPBGA 74-Lead CSPBGA	BC-74 BC-74 BC-74 BC-74
AD5532BBC-1* AD5532HS* EVAL-AD5532EB	32 DACs, 32-Channel Precision ISHA 32-Channel High-Speed DAC AD5532/AD5533 Evaluation Board	$0.5~\Omega$ typ $0.5~\mathrm{k}\Omega$ typ	10 V 5 V	74-Lead CSPBGA 74-Lead CSPBGA	BC-74 BC-74

 $^{{\}rm *Separate\ Data\ Sheet}.$

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD5533 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



-6- REV. A


¹ Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $^{^2\,\}mathrm{Transient}$ currents of up to 100 mA will not cause SCR latch-up.

³ This limit includes load power.

⁴ This maximum allowed continuous load current is spread over eight channels and channels are grouped as follows:

PIN CONFIGURATION



74-Lead CSPBGA Ball Configuration

CSPBGA Number	Ball Name	CSPBGA Number	Ball Name	CSPBGA Number	Ball Name
A1	N/C*	C10	AV _{CC} 1	J10	VO9
A2	A4	C11	REF_OUT	J11	VO11
A3	A2	D1	VO20	K1	VO17
A4	A0	D2	DAC_GND2	K2	VO15
A5	CS/SYNC	D10	$AV_{CC}2$	K3	VO27
A6	DV_{CC}	D11	OFFS_OUT	K4	$V_{SS}3$
A7	SCLK	E1	VO26	K5	$V_{SS}1$
A8	OFFSET_SEL	E2	VO14	K6	$V_{SS}4$
A9	BUSY	E10	AGND1	K7	$V_{\mathrm{DD}}2$
A10	TRACK/RESET	E11	OFFS_IN	K8	VO2
A11	N/C*	F1	VO25	K9	VO10
B1	VO16	F2	VO21	K10	VO13
B2	N/C*	F10	AGND2	K11	VO12
B3	A3	F11	VO6	L1	N/C*
B4	A1	G1	VO24	L2	VO28
B5	\overline{WR}	G2	VO8	L3	VO29
B6	DGND	G10	VO5	L4	VO30
B7	${ m D_{IN}}$	G11	VO3	L5	$V_{\rm DD}3$
B8	CAL	H1	VO23	L6	V_{DD} 1
B9	SER/ PAR	H2	V_{IN}	L7	$V_{ m DD}4$
B10	D_{OUT}	H10	VO4	L8	VO31
B11	REF_IN	H11	VO7	L9	VO0
C1	VO18	J1	VO22	L10	VO1
C2	DAC_GND1	J2	VO19	L11	N/C*
C6	N/C*	J6	$V_{SS}2$		

^{*}N/C = unconnected

REV. A -7-

PIN FUNCTION DESCRIPTIONS

Pin	Function
AGND(1-2)	Analog GND Pins
AV _{CC} (1–2)	Analog Supply Pins. Voltage range from 4.75 V to 5.25 V.
V _{DD} (1–4)	V _{DD} Supply Pins. Voltage range from 8 V to 16.5 V.
V _{SS} (1-4)	V _{SS} Supply Pins. Voltage range from -4.75 V to -16.5 V.
DGND	Digital GND Pins
DV_{CC}	Digital Supply Pins. Voltage range from 2.7 V to 5.25 V.
DAC_GND(1-2)	Reference GND Supply for All the DACs
REF_IN	Reference Voltage for Channels 0–31
REF_OUT	Reference Output Voltage
V _{OUT} (0-31)	Analog Output Voltages from the 32 Channels
V_{IN}	Analog Input Voltage
$A4-A1^{1}, A0^{2}$	Parallel Interface: 5-Address Pins for 32 Channels. A4 = MSB of Channel Address. A0 = LSB.
CAL^1	Parallel Interface: Control input that allows all 32 channels to acquire V _{IN} simultaneously.
CS/SYNC	This pin is both the Active Low Chip Select Pin for the parallel interface and the Frame Synchronization Pin for the serial interface.
$\overline{W}\overline{R}^1$	Parallel Interface: Write Pin. Active low. This is used in conjunction with the \overline{CS} Pin to address the device using the parallel interface.
OFFSET_SEL1	Parallel Interface: Offset Select Pin. Active high. This is used to select the offset channel.
SCLK ²	Serial Clock Input for Serial Interface. This operates at clock speeds up to 20 MHz.
${\rm D_{IN}}^2$	Data Input for Serial Interface. Data must be valid on the falling edge of SCLK.
D_{OUT}	Output from the DAC Registers for read back. Data is clocked out on the rising edge of SCLK and is valid on the falling edge of SCLK.
SER/\overline{PAR}^1	This pin allows the user to select whether the serial or parallel interface will be used. If the pin is tied low, the parallel interface will be used. If it is tied high, the serial interface will be used.
OFFS_IN	Offset Input. The user can supply a voltage here to offset the output span. OFFS_OUT can also be tied to this pin if the user wants to drive this pin with the offset channel.
OFFS_OUT	Offset Output. This is the acquired offset voltage that can be tied to the OFFS_IN Pin to offset the span.
BUSY	This output tells the user when the input voltage is being acquired. It goes low during acquisition and returns high when the acquisition operation is complete.
TRACK/RESET ²	If this input is held high, V_{IN} is acquired once the channel is addressed. While it is held low, the input to the gain/offset stage is switched directly to V_{IN} . The addressed channel begins to acquire V_{IN} on the rising edge of \overline{TRACK} . See \overline{TRACK} Function section for further information. This input can also be used as a means of resetting the complete device to its power-on-reset conditions. This is achieved by applying a low-going pulse of between 90 ns and 200 ns to this pin. See section on \overline{RESET} Function for further details.

NOTES

-8-REV. A

¹Internal pull-down devices on these logic inputs. Therefore, they can be left floating and will default to a logic low condition. ²Internal pull-up devices on these logic inputs. Therefore, they can be left floating and will default to a logic high condition.

TERMINOLOGY

VIN to VOUT Nonlinearity

This is a measure of the maximum deviation from a straight line passing through the endpoints of the $V_{\rm IN}$ versus $V_{\rm OUT}$ transfer function. It is expressed as a percentage of the full-scale span.

Offset Error

This is a measure of the output error when $V_{\rm IN}$ = 70 mV. Ideally, with $V_{\rm IN}$ = 70 mV:

$$V_{OUT} = (Gain \times 70) - ((Gain - 1) \times V_{OFFS_{-}IN}) mV$$

Offset error is a measure of the difference between V_{OUT} (actual) and V_{OUT} (ideal). It is expressed in mV and can be positive or negative. See Figure 5.

Gain Error

This is a measure of the span error of the analog channel. It is the deviation in slope of the transfer function. See Figure 5. It is calculated as:

Gain Error = Actual Full-Scale Output - Ideal Full-Scale Output - Offset Error

where:

Ideal Full-Scale Output = Ideal Gain \times 2.96 - ((Ideal Gain - 1) $\times V_{OFFS_IN}$) Ideal Gain = 3.52

Output Temperature Coefficient

This is a measure of the change in analog output with changes in temperature. It is expressed in ppm/°C.

DC Power Supply Rejection Ratio

DC power supply rejection ratio (PSRR) is a measure of the change in the analog output for a change in the supply voltage (V_{DD} and V_{SS}). It is expressed in dBs. V_{DD} and V_{SS} are varied $\pm 5\%$.

DC Crosstalk

This is the dc change in the output level of one channel in response to a full-scale change in the output of all other channels. It is expressed in μV .

Output Settling Time

This is the time taken from when \overline{BUSY} goes high to when the output has settled to $\pm 0.018\%$.

Acquisition Time

This is the time taken for the V_{IN} input to be acquired. It is the length of time that \overline{BUSY} stays low.

OFFS IN Settling Time

This is the time taken from a 0 V-3 V step change in input voltage on OFFS_IN until the output has settled to within ±0.39%.

Digital Feedthrough

This is a measure of the impulse injected into the analog outputs from the digital control inputs when the part is not being written to, i.e., $\overline{\text{CS/SYNC}}$ is high. It is specified in nV-s and is measured with a worst-case change on the Digital Input Pins, e.g., from all 0s to all 1s and vice versa.

Output Noise Spectral Density

This is a measure of internally generated random noise. Random noise is characterized as a spectral density (voltage per root Hertz). It is measured by loading all DACs to midscale and measuring noise at the output. It is measured in $nV/(\sqrt{Hz})$.

AC Crosstalk

This is the area of the glitch that occurs on the output of one channel while another channel is acquiring. It is expressed in nV-s.






Figure 5. ISHA Transfer Function

REV. A -9-


AD5533—Typical Performance Characteristics




TPC 1. V_{IN} to V_{OUT} Accuracy after Offset and Gain Adjustment




TPC 2. Offset Error and Gain vs. Temperature



TPC 3. V_{OUT} Source and Sink Capability



TPC 4. Acquisition Time and Output Settling Time



TPC 5. ISHA Mode Repeatability (64 K Acquisitions)

-10- REV. A

FUNCTIONAL DESCRIPTION

The AD5533 can be thought of as consisting of an ADC and 32 DACs in a single package. The input voltage $V_{\rm IN}$ is sampled and converted into a digital word. The digital result is loaded into one of the DAC Registers and is converted (with gain and offset) into an analog output voltage ($V_{\rm OUT}0-V_{\rm OUT}31$). Since the channel output voltage is effectively the output of a DAC, there is no droop associated with it. As long as power to the device is maintained, the output voltage will remain constant until this channel is addressed again.

To update a single channel's output voltage, the required new voltage level is set up on the Common Input Pin, V_{IN}. The desired channel is then addressed via the Parallel Port or the Serial Port. When the channel address has been loaded, provided \overline{TRACK} is high, the circuit begins to acquire the correct code to load to the DAC in order that the DAC output matches the voltage on V_{IN}. The BUSY Pin goes low and remains so until the acquisition is complete. The noninverting input to the output buffer is tied to V_{IN} during the acquisition period to avoid spurious outputs, while the DAC acquires the correct code. The acquisition is completed in 16 µs max. The BUSY Pin goes high and the updated DAC output assumes control of the output voltage. The output voltage of the DAC is connected to the noninverting input of the output buffer. Since the internal DACs are offset by 70 mV (max) from GND, the minimum V_{IN} in ISHA Mode is 70 mV. The maximum V_{IN} is 2.96 V due to the upper dead band of 40 mV (max).

On power-on, all the DACs, including the offset channel, are loaded with zeros. Each of the 33 DACs is offset internally by 50 mV (typ) from GND so the outputs $V_{OUT}0$ to $V_{OUT}31$ are 50 mV (typ) on power-on if the OFFS_IN Pin is driven directly by the on-board offset channel (OFFS_OUT), i.e.: If OFFS_IN = OFFS_OUT = $50 \text{ mV} = V_{OUT} = (\text{Gain} \times V_{DAC}) - (\text{Gain} - 1) \times V_{OFFS_IN} = 50 \text{ mV}$.

Analog Input

The equivalent analog input circuit is shown in Figure 6. The Capacitor C1 is typically 20 pF and can be attributed to the pin capacitance and 32 off-channels. When a channel is selected, an extra 7.5 pF (typ) is switched in. This Capacitor C2 is charged to the previously acquired voltage on that particular channel so it must charge/discharge to the new level. It is essential that the external source can charge/discharge this additional capacitance within 1 $\mu\text{s--}2~\mu\text{s}$ of channel selection so that V_{IN} can be acquired accurately. For this reason a low impedance source is recommended.




Figure 6. Analog Input Circuit

Large source impedances will significantly affect the performance of the ADC. This may necessitate the use of an input buffer amplifier.

Output Buffer Stage—Gain and Offset

The function of the output buffer stage is to translate the 50 mV-3 V output of the DAC to a wider range. This is done by gaining up the DAC output by 3.52 and offsetting the voltage by the voltage on the OFFS IN Pin.

$$V_{OUT} = 3.52 \times V_{DAC} - 2.52 \times V_{OFFS}$$
 IN

 V_{DAC} is the output of the DAC.

 V_{OFFS_IN} is the voltage at the OFFS_IN Pin.

Table I shows how the output range on V_{OUT} relates to the offset voltage supplied by the user.

Table I. Sample Output Voltage Ranges

V _{OFFS_IN} (V)	V _{DAC} (V)	V _{OUT} (V)
0	0.05 to 3	0.176 to 10.56
1	0.05 to 3	-2.34 to +8.06
2.130	0.05 to 3	-5.192 to +5.192

 $V_{\rm OUT}$ is limited only by the headroom of the output amplifiers, $V_{\rm OUT}$ must be within the maximum ratings.

Offset Voltage Channel

The offset voltage can be externally supplied by the user at OFFS_IN or it can be supplied by an additional offset voltage channel on the device itself. The required offset voltage is set up on $V_{\rm IN}$ and acquired by the offset DAC. This offset channel's DAC output is directly connected to OFFS_OUT. By connecting OFFS_OUT to OFFS_IN this offset voltage can be used as the offset voltage for the 32-output amplifiers. It is important to choose the offset so that $V_{\rm OUT}$ is within maximum ratings.




Figure 7. Typical ATE Circuit Using TRACK Input

REV. A –11–

Reset Function

The reset function on the AD5533 can be used to reset all nodes on this device to their power-on-reset condition. This is implemented by applying a low-going pulse of between 90 ns and 200 ns to the $\overline{TRACK/RESET}$ Pin on the device. If the applied pulse is less than 90 ns, it is assumed to be a glitch and no operation takes place. If the applied pulse is wider than 200 ns, this pin adopts its \overline{TRACK} function on the selected channel, V_{IN} is switched to the output buffer, and an acquisition on the channel will not occur until a rising edge of \overline{TRACK} .

TRACK Function

Normally in the ISHA Mode of operation, \overline{TRACK} is held high and the channel begins to acquire when it is addressed. However, if \overline{TRACK} is low when the channel is addressed, V_{IN} is switched to the output buffer and an acquisition on the channel will not occur until a rising edge of \overline{TRACK} . At this stage, the \overline{BUSY} Pin will go low until the acquisition is complete, at which point the DAC assumes control of the voltage to the output buffer and V_{IN} is free to change again without affecting this output value.

This is useful in an application where the user wants to ramp up $V_{\rm IN}$ until $V_{\rm OUT}$ reaches a particular level (Figure 7). $V_{\rm IN}$ does not need to be acquired continuously while it is ramping up. \overline{TRACK} can be kept low and only when $V_{\rm OUT}$ has reached its desired voltage is \overline{TRACK} brought high. At this stage, the acquisition of $V_{\rm IN}$ begins.

In the example shown, a desired voltage is required on the output of the pin driver. This voltage is represented by one input to a comparator. The $\mu C/\mu P$ ramps up the input voltage on $V_{\rm IN}$ through a DAC. \overline{TRACK} is kept low while the voltage on $V_{\rm IN}$ ramps up so that $V_{\rm IN}$ is not continually acquired. When the desired voltage is reached on the output of the pin driver, the comparator output switches. The $\mu C/\mu P$ then knows what code is required to be input in order to obtain the desired voltage at the DUT. The \overline{TRACK} input is now brought high and the part begins to acquire $V_{\rm IN}$. \overline{BUSY} goes low until $V_{\rm IN}$ has been acquired. When \overline{BUSY} goes high, the output buffer is switched from $V_{\rm IN}$ to the output of the DAC.

MODES OF OPERATION

The AD5533 can be used in three different modes. These modes are set by two mode bits, the first two bits in the serial word. The 01 option (DAC Mode) is not available for the AD5533. To avail of this mode, refer to the AD5532 data sheet. If you attempt to set up DAC Mode, the AD5533 will enter a Test Mode and a 24-clock write will be necessary to clear this.

Table II. Modes of Operation

Mode Bit 1	Mode Bit 2	Operating Mode
0	0	ISHA Mode
0	1	DAC Mode (Not Available)
1	0	Acquire and Read Back
1	1	Read Back

1. ISHA Mode

In this standard mode, a channel is addressed and that channel acquires the voltage on $V_{\rm IN}$. This mode requires a 10-bit write to address the relevant channel ($V_{\rm OUT}0-V_{\rm OUT}31$, offset channel or all channels). MSB is written first.

2. Acquire and Readback Mode

This mode allows the user to acquire $V_{\rm IN}$ and read back the data in a particular DAC Register. The relevant channel is addressed (10-bit write, MSB first) and $V_{\rm IN}$ is acquired in 16 μs (max). Following the acquisition, after the next falling edge of $\overline{\rm SYNC}$ the data in the relevant DAC Register is clocked out onto the $D_{\rm OUT}$ line in a 14-bit serial format. During read back $D_{\rm IN}$ is ignored. The full acquisition time must elapse before the DAC register data can be clocked out.

3. Readback Mode

Again, this is a Readback Mode but no acquisition is performed. The relevant channel is addressed (10-bit write, MSB first) and on the next falling edge of $\overline{\text{SYNC}}$, the data in the relevant DAC Register is clocked out onto the D_{OUT} line in a 14-bit serial format. The user must allow 400 ns (min) between the last SCLK falling edge in the 10-bit write and the falling edge of $\overline{\text{SYNC}}$ in the 14-bit read back. The serial write and read words can be seen in Figure 8.

This feature allows the user to read back the DAC Register code of any of the channels. Read back is useful if the system has been calibrated and the user wants to know what code in the DAC corresponds to a desired voltage on $V_{\rm OUT}$.

INTERFACES

Serial Interface

The SER/PAR Pin is tied high to enable the serial interface and to disable the parallel interface. The serial interface is controlled by the four pins that follow.

SYNC, D_{IN}, SCLK

Standard 3-wire Interface Pins. The \overline{SYNC} Pin is shared with the \overline{CS} function of the parallel interface.

D_{OUI}

Data Out Pin for reading back the contents of the DAC Registers. The data is clocked out on the rising edge of SCLK and is valid on the falling edge of SCLK.

CAL Bit

When this is high, all 32 channels acquire $V_{\rm IN}$ simultaneously. The acquisition time is then 45 μs (typ) and accuracy may be reduced.

OFFSET_SEL Bit

If this bit is set high, the offset channel is selected and Bits A4–A0 are ignored.

Test Bit

This must be set low for correct operation of the part.


A4-A0

Used to address any one of the 32 channels (A4 = MSB of address, A0 = LSB).


DB13-DB0

These are used in both Readback Modes to read a 14-bit word from the addressed DAC Register.


-12- REV. A



a. 10-Bit Input Serial Write Word (ISHA Mode)



b. Input Serial Interface (Acquire and Readback Mode)



c. Input Serial Interface (Readback Mode)

Figure 8. Serial Interface Formats

The serial interface is designed to allow easy interfacing to most microcontrollers and DSPs, e.g., PIC16C, PIC17C, QSPITM, SPI[®], DSP56000, TMS320, and ADSP-21xx, without the need for any glue logic. When interfacing to the 8051, the SCLK must be inverted. The Microprocessor Interfacing section explains how to interface to some popular DSPs and microcontrollers.

Figures 3 and 4 show the timing diagram for a serial read and write to the AD5533. The serial interface works with both a continuous and a noncontinuous serial clock. The first falling edge of SYNC resets a counter that counts the number of serial clocks to ensure the correct number of bits are shifted in and out of the Serial Shift Registers. Any further edges on SYNC are ignored until the correct number of bits are shifted in or out. Once the correct number of bits have been shifted in or out, the SCLK is ignored. In order for another serial transfer to take place, the counter must be reset by the falling edge of SYNC. In read back, the first rising SCLK edge after the falling edge of SYNC causes D_{OUT} to leave its high impedance state and data is clocked out onto the D_{OUT} line and also on subsequent SCLK rising edges. The D_{OUT} Pin goes back into a high impedance state on the falling edge of the 14th SCLK. Data on the D_{IN} line is latched in on the first SCLK falling edge after the falling edge of the SYNC signal and on subsequent SCLK falling edges. The serial interface will not shift data in or out until it receives the falling edge of the \overline{SYNC} signal.

Parallel Interface

The SER/PAR Bit must be tied low to enable the parallel interface and disable the serial interface. The parallel interface is controlled by nine pins.

\overline{CS}

Active Low Package Select Pin. This pin is shared with the SYNC function for the serial interface.

WR

Active Low Write Pin. The values on the Address Pins are latched on a rising edge of \overline{WR} .

A4-A0

Five Address Pins (A4 = MSB of address, A0 = LSB). These are used to address the relevant channel (out of a possible 32).

OFFSET_SEL

Offset Select Pin. This has the same function as the OFFSET_SEL Bit in the serial interface. When it is high, the offset channel is addressed and the address on A4–A0 is ignored.

CAL

Same functionality as the CAL Bit in the serial interface. When this pin is high, all 32 channels acquire $V_{\rm IN}$ simultaneously.

REV. A -13-

MICROPROCESSOR INTERFACING

AD5533 to ADSP-21xx Interface

The ADSP-21xx family of DSPs are easily interfaced to the AD5533 without the need for extra logic.

A data transfer is initiated by writing a word to the Tx Register after the SPORT has been enabled. In a write sequence, data is clocked out on each rising edge of the DSP's serial clock and clocked into the AD5533 on the falling edge of its SCLK. In read back, 16 bits of data are clocked out of the AD5533 on each rising edge of SCLK and clocked into the DSP on the rising edge of SCLK. $D_{\rm IN}$ is ignored. The valid 14 bits of data will be centered in the 16-bit Rx Register when using this configuration. The SPORT Control Register should be set up as follows:

TFSW = RFSW = 1, Alternate Framing


INVRFS = INVTFS = 1, Active Low Frame Signal

DTYPE = 00, Right Justify Data ISCLK = 1, Internal Serial Clock

TFSR = RFSR = 1, Frame Every Word IRFS = 0, External Framing Signal ITFS = 1, Internal Framing Signal

SLEN = 1001, 10-Bit Data-Words (ISHA Mode Write) SLEN = 1111, 16-Bit Data-Words (Readback Mode)

Figure 9 shows the connection diagram.



*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 9. AD5533 to ADSP-2101/ADSP-2103 Interface

AD5533 to MC68HC11

The Serial Peripheral Interface (SPI) on the MC68HC11 is configured for Master Mode (MSTR) = 1, Clock Polarity Bit (CPOL) = 0, and the Clock Phase Bit (CPHA) = 1. The SPI is configured by writing to the SPI Control Register (SPCR)—see 68HC11 User Manual. SCK of the 68HC11 drives the SCLK of the AD5533, the MOSI output drives the serial data line (D_{IN}) of the AD5533, and the MISO input is driven from D_{OUT}. The $\overline{\text{SYNC}}$ signal is derived from a port line (PC7). When data is being transmitted to the AD5533, the $\overline{\text{SYNC}}$ line is taken low (PC7). Data appearing on the MOSI output is valid on the falling edge of SCK. Serial data from the 68HC11 is transmitted in 8-bit bytes with only eight falling clock edges occurring in the transmit cycle. Data is transmitted MSB first. To transmit 10 data bits in ISHA Mode, it is important to left-justify the data in the

SPDR Register. PC7 must be pulled low to start a transfer. It is taken high and pulled low again before any further read/write cycles can take place. A connection diagram is shown in Figure 10.





Figure 10. AD5533 to MC68HC11 Interface

AD5533 to PIC16C6x/PIC16C7x

The PIC16C6x Synchronous Serial Port (SSP) is configured as an SPI Master with the Clock Polarity Bit = 0. This is done by writing to the Synchronous Serial Port Control Register (SSPCON). See *PIC16/PIC17 Microcontroller User Manual*. In this example, I/O port RA1 is being used to pulse SYNC and enable the serial port of the AD5533. This microcontroller transfers only eight bits of data during each serial transfer operation; therefore, two consecutive read/write operations are needed for a 10-bit write and a 14-bit read back. Figure 11 shows the connection diagram.




*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 11. AD5533 to PIC16C6x/7x Interface

AD5533 to 8051

The AD5533 requires a clock synchronized to the serial data. The 8051 serial interface must therefore be operated in Mode 0. In this mode, serial data enters and exits through RxD and a shift clock is output on TxD. Figure 12 shows how the 8051 is connected to the AD5533. Because the AD5533 shifts data out on the rising edge of the shift clock and latches data in on the falling edge, the shift clock must be inverted. The AD5533 requires its data with the MSB first. Since the 8051 outputs the LSB first, the transmit routine must take this into account.



*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 12. AD5533 to 8051 Interface

–14– REV. A

APPLICATION CIRCUITS

AD5533 in a Typical ATE System

The AD5533 infinite sample-and-hold is ideally suited for use in automatic test equipment. Several ISHAs are required to control pin drivers, comparators, active loads, and signal timing. Traditionally, sample-and-hold devices with droop were used in this application. These required refreshing to prevent the voltage from drifting.

The AD5533 has several advantages: no refreshing is required, there is no droop, pedestal error is eliminated, and there is no need for extra filtering to remove glitches. Overall, a higher level of integration is achieved in a smaller area, see Figure 13.




Figure 13. AD5533 in an ATE System

Typical Application Circuit

The AD5533 can be used to set up voltage levels on 32 channels as shown in the circuit below. An AD780 provides the 3 V reference for the AD5533 and for the AD5541 16-bit DAC. A simple 3-wire interface is used to write to the AD5541. Because the AD5541 has an output resistance of 6.25 k Ω (typ), the time taken to charge/discharge the capacitance at the $V_{\rm IN}$ Pin is significant. Hence an AD820 is used to buffer the DAC output. Note that it is important to minimize noise on $V_{\rm IN}$ and REFIN when laying out this circuit.




Figure 14. Typical Application Circuit

POWER SUPPLY DECOUPLING

In any circuit where accuracy is important, careful consideration of the power supply and ground return layout helps to ensure the rated performance. The printed circuit board on which the AD5533 is mounted should be designed so that the analog and digital sections are separated and confined to certain areas of the board. If the AD5533 is in a system where multiple devices require an AGND-to-DGND connection, the connection should be made at one point only. The star ground point should be established as close as possible to the device. For supplies with multiple pins (VSS, VDD, and AVCC), it is recommended to tie those pins together. The AD5533 should have ample supply bypassing of 10 µF in parallel with 0.1 µF on each supply located as close to the package as possible, ideally right up against the device. The 10 µF capacitors are the tantalum bead type. The 0.1 µF capacitor should have low effective series resistance (ESR) and effective series inductance (ESI), like the common ceramic types that provide a low impedance path to ground at high frequencies, to handle transient currents due to internal logic switching.

The power supply lines of the AD5533 should use as large a trace as possible to provide low impedance paths and reduce the effects of glitches on the power supply line. Fast switching signals, such as clocks, should be shielded with digital ground to avoid radiating noise to other parts of the board and should never be run near the reference inputs. A ground line routed between the $D_{\rm IN}$ and SCLK lines will help reduce crosstalk between them (not required on a multilayer board as there will be a separate ground plane but separating the lines will help).

Note it is essential to minimize noise on $V_{\rm IN}$ and REFIN lines. Particularly for optimum ISHA performance, the $V_{\rm IN}$ line must be kept noise-free. Depending on the noise performance of the board, a noise filtering capacitor may be required on the $V_{\rm IN}$ line. If this capacitor is necessary, then for optimum throughput it may be necessary to buffer the source which is driving $V_{\rm IN}$. Avoid crossover of digital and analog signals. Traces on opposite sides of the board should run at right angles to each other. This reduces the effects of feedthrough through the board. A microstrip technique is by far the best but not always possible with a double-sided board. In this technique, the component side of the board is dedicated to ground plane while signal traces are placed on the solder side.


As is the case for all thin packages, care must be taken to avoid flexing the package and to avoid a point load on the surface of the package during the assembly process.

-15-

OUTLINE DIMENSIONS

74-Lead Chip Scale Ball Grid Array [CSPBGA] (BC-74)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-192ABD-1

Revision History

Location	Page
7/03—Data Sheet changed from REV. 0 to REV. A.	
Term SHA changed to ISHA	Global
Term LFBGA updated to CSPBGA	Global
Changes to APPLICATIONS	
Changes to SPECIFICATIONS	
Changes to TIMING CHARACTERISTICS	
Changes to ABSOLUTE MAXIMUM RATINGS	
Changes to ORDERING GUIDE	
Edits to PIN FUNCTION DESCRIPTION	
Changes to TERMINOLOGY	
Changes to FUNCTIONAL DESCRIPTION	
Changes to Table I	
Changes to APPLICATION CIRCUITS	
Updated OUTLINE DIMENSIONS	