DATA SHEET

74AC648/74ACT648

Octal bus transceiver/register; inverting (3-State)

Product specification

1997 Sep 15

PHILIPS

PHILIPS

Octal bus transceiver/register; inverting (3-State)

74AC648
74ACT648

FEATURES

- 74ACT648 has TTL-compatible inputs
- 74AC648 has CMOS-compatible inputs
- 3-State outputs source/sink 24mA
- 3-State outputs drive bus lines or buffer memory address registers
- Meets or exceeds JEDEC standard for 74AC(T)XX family
- Superior ground bounce noise immunity

DESCRIPTION

The 74AC648/ 74ACT648 transceiver/register consists of bus transceiver circuits with inverting 3-State outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or the internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes High. Output Enable ($\overline{OE}$) and DIR pins are provided to control the transceiver function. In the transceiver mode, data present at the high impedance port may be stored in either the A or B register or both.

The Select (S_{AB}, S_{BA}) pins determine whether data is stored or transferred through the device in real–time. The DIR determines which bus will receive data when the $\overline{OE}$ is active (Low). In the isolation mode ($\overline{OE}$ = High), data from Bus A may be stored in the B register and/or data from Bus B may be stored in the A register. Outputs from real-time, or stored registers will be inverted. When an output function is disabled, the input function is still enabled and may be used to store and transmit data. Only one of the two buses, A or B may be driven at a time. The examples on the next page demonstrate the four fundamental bus management functions that can be performed with the 74AC648/74ACT648.

QUICK REFERENCE DATA

GND = 0V; T_{amb} = 25°C; t_r = t_f　2.5 ns

SYMBOL	PARAMETER	CONDITIONS	TYPICAL			UNIT
			AC		ACT	
			V_{CC} = 3.3V	V_{CC} = 5.0V	V_{CC} = 5.0V	
t_{PHL}/t_{PLH}	Propagation delay An, Bn to Bn, An; CP_{AB}, CP_{BA} to Bn, An; S_{AB}, S_{BA} to Bn, An	C_L = 50pF	5.6 6.2 6.5	4 4.3 4.5	5.8 5.8 6.8	ns
C_I	Input capacitance		4.5			pF
C_{PD}	Power dissipation capacitance	V_{in} = GND to V_{CC}[1] outputs enabled[2] outputs disabled[2]	34 6		29 6	pF

NOTES:

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW)
   P_D = C_{PD}　V_{CC}^2 x f_i　(C_L　V_{CC}^2　f_o) where:
   f_i = input frequency in MHz; C_L = output load capacity in pF;
   f_o = output frequency in MHz; V_{CC} = supply voltage in V;
   　(C_L　V_{CC}^2　f_o) = sum of the outputs.
2. Switch the latch enable and one data input such that one latch toggles
3. Switch the latch enable and all data inputs such that all latches toggle

ORDERING AND PACKAGE INFORMATION

| PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
24-Pin Plastic SO	–40°C to +85°C	74AC648 D 74ACT648 D	74AC648 D 74ACT648 D	SOT137-1
24-Pin Plastic SSOP Type II	–40°C to +85°C	74AC648 DB 74ACT648 DB	74AC648 DB 74ACT648 DB	SOT340-1
24-Pin Plastic TSSOP Type I	–40°C to +85°C	74AC648 PW 74ACT648 PW	74AC648PW DH 74ACT648PW DH	SOT355-1

Octal bus transceiver/register; inverting (3-State)

74AC648
74ACT648

PIN DESCRIPTION

PIN NUMBER	SYMBOL	FUNCTION
1, 23	CP_{AB} / CP_{BA}	A to B clock input / B to A clock input
2, 22	S_{AB} / S_{BA}	A to B select input / B to A select input
3	DIR	Direction control input
4, 5, 6, 7, 8, 9, 10, 11	A0 – A7	Data inputs/outputs (A side)
20, 19, 18, 17, 16, 15, 14, 13	B0 – B7	Data inputs/outputs (B side)
21	$\overline{OE}$	Output enable input (active-Low)
12	GND	Ground (0V)
24	V_{CC}	Positive supply voltage

PIN CONFIGURATION

CPAB	1	24	V_{CC}
SAB	2	23	CPBA
DIR	3	22	SBA
A0	4	21	$\overline{OE}$
A1	5	20	B0
A2	6	19	B1
A3	7	18	B2
A4	8	17	B3
A5	9	16	B4
A6	10	15	B5
A7	11	14	B6
GND	12	13	B7

SA00082

FUNCTION TABLE

INPUTS						DATA I/O		OPERATING MODE
$\overline{OE}$	DIR	CP_{AB}	CP_{BA}	S_{AB}	S_{BA}	A_n	B_n	
X	X	↑	X	X	X	Input	Unspecified output*	Store A, B unspecified
X	X	X	↑	X	X	Unspecified output*	Input	Store B, A unspecified
H H	X X	↑ H or L	↑ H or L	X X	X X	Input	Input	Store A and B data Isolation, hold storage
L L	L L	X X	X H or L	X X	L H	Output	Input	Real time $\overline{B}$ data to A bus Stored $\overline{B}$ data to A bus
L L	H H	X H or L	X X	L H	X X	Input	Output	Real time $\overline{A}$ data to B bus Stored $\overline{A}$ data to B bus

H = High voltage level
L = Low voltage level
X = Don't care
↑ = Low-to-High clock transition
* The data output function may be enabled or disabled by various signals at the $\overline{OE}$ input. Data input functions are always enabled, i.e., data at the bus pins will be stored on every Low-to-High transition of the clock.

Octal bus transceiver/register; inverting (3-State)

LOGIC SYMBOL

SA00083

LOGIC SYMBOL (IEEE/IEC)

SA00156

FUNCTIONAL DIAGRAM

| | REAL TIME BUS TRANSFER
BUS B TO BUS A | | | REAL TIME BUS TRANSFER
BUS A TO BUS B | | STORAGE FROM
A, B, OR A AND B | | TRANSFER STORED DATA
TO A OR B | |

$\overline{OE}$	DIR	CPAB	CPBA	SAB	SBA
L	L	X	X	X	L

$\overline{OE}$	DIR	CPAB	CPBA	SAB	SBA
L	H	X	X	L	X

$\overline{OE}$	DIR	CPAB	CPBA	SAB	SBA
L	H	↑	X	L	X
L	X	X	↑	X	X
H	X	↑	↑	X	X

$\overline{OE}$	DIR	CPAB	CPBA	SAB	SBA
L	L	H	H or L	X	H
L	H	H or L	X	H	X

SA00177

Octal bus transceiver/register; inverting (3-State)

LOGIC DIAGRAM

SA00081

Octal bus transceiver/register; inverting (3-State)

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS		UNIT
		MIN	MAX	
V_{CC}	DC supply voltage for 'AC	2.0	6.0	V
V_{CC}	DC supply voltage for 'ACT	4.5	5.5	V
V_I	DC input voltage range	0	V_{CC}	V
V_O	DC output voltage range	0	V_{CC}	V
T_{amb}	Operating free-air temperature range	−40	+85	°C
$\Delta V/\Delta t$	Minimum input edge rate — AC devices V_{IN} from 30% to 70% of V_{CC} V_{CC} @ 3.3V, 4.5V, 5.5V	125		mV/ns
	— ACT devices V_{IN} from 0.8V to 2.0V V_{CC} @ 4.5V, 5.5V	125		

ABSOLUTE MAXIMUM RATINGS[1]

in accordance with the Absolute Maximum Rating System (IEC134)
Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V_{CC}	DC supply voltage		−0.5 to +7.0	V
I_{IK}	DC input diode current	$V_I = −0.5V$	−20	mA
		$V_I = V_{CC} + 0.5V$	+20	
V_I	DC input voltage		−0.5 to V_{CC} +0.5	V
I_{OK}	DC output diode current	$V_O = −0.5V$	−20	mA
		$V_O = V_{CC} + 0.5V$	+20	
V_O	DC output voltage		−0.5 to V_{CC} +0.5	V
I_O	DC output source or sink current		50	mA
I_{CC}, I_{GND}	DC V_{CC} or GND current per output		50	mA
I_{CC}, I_{GND}	DC V_{CC} or GND current		200	mA
T_{stg}	Storage temperature range		−65 to 150	°C
P_{TOT}	Power dissipation per package – plastic mini-pack (SO) – plastic shrink mini-pack (SSOP and TSSOP)	above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	500 500	mW

NOTES:
1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Octal bus transceiver/register; inverting (3-State)

74AC648
74ACT648

DC ELECTRICAL CHARACTERISTICS FOR AC FAMILY

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	TEST CONDITIONS	V_{CC} (V)	LIMITS Temp = -40°C to +85°C			UNIT
				MIN	TYP[1]	MAX	
V_{IH}	HIGH level Input voltage	V_{OUT} = 0.1V or (V_{CC} − 0.1V)	3.0	2.1	1.5		V
			4.5	3.15	2.25		
			5.5	3.85	2.75		
V_{IL}	LOW level Input voltage	V_{OUT} = 0.1V or (V_{CC} − 0.1V)	3.0		1.5	0.9	V
			4.5		2.25	1.35	
			5.5		2.75	1.65	
V_{OH}	HIGH level output voltage	I_{OUT} = −50 A	3.0	2.9	2.99		V
			4.5	4.4	4.49		
			5.5	5.4	5.49		
		$V_{IN} = V_{IL}$ or V_{IH}, I_{OH} = −12mA[1]	3.0	2.46			V
		$V_{IN} = V_{IL}$ or V_{IH}, I_{OH} = −24mA[1]	4.5	3.76			
		$V_{IN} = V_{IL}$ or V_{IH}, I_{OH} = −24mA[1]	5.5	4.76			
V_{OL}	LOW level output voltage	I_{OUT} = 50 μA	3.0		0.01	0.1	V
			4.5		0.01	0.1	
			5.5		0.01	0.1	
		$V_{IN} = V_{IL}$ or V_{IH}, I_{OL} = 12mA[1]	3.0			0.44	V
		$V_{IN} = V_{IL}$ or V_{IH}, I_{OL} = 24mA[1]	4.5			0.44	
		$V_{IN} = V_{IL}$ or V_{IH}, I_{OL} = 24mA[1]	5.5			0.44	
I_{IN}	Input leakage current	$V_{IN} = V_{CC}$, GND	5.5			1.0	μA
I_{OZ}	3-State output OFF-state current	$V_{IN} = V_{IL}$, V_{IH} $V_{OUT} = V_{CC}$, GND	5.5			2.5	μA
I_{OLD}	Dynamic output current[2]	V_{OLD} = 1.65V max	5.5	75			mA
I_{OHD}	Dynamic output current[2]	V_{OHD} = 3.85V min	5.5			−75	mA
I_{CC}	Quiescent supply current	$V_{IN} = V_{CC}$ or GND	5.5			40	μA

NOTES:
1. All outputs loaded
2. Maximum test duration 2.0 ms; one output loaded at a time

DC ELECTRICAL CHARACTERISTICS FOR ACT FAMILY

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	TEST CONDITIONS	V_{CC} (V)	LIMITS			UNIT
				Temp = –40°C to +85°C			
				MIN	TYP[1]	MAX	
V_{IH}	HIGH level Input voltage	$V_{OUT} = 0.1V$ or $(V_{CC} - 0.1V)$	4.5	2.0	1.5		V
			5.5	2.0	1.5		
V_{IL}	LOW level Input voltage	$V_{OUT} = 0.1V$ or $(V_{CC} - 0.1V)$	4.5		1.5	0.8	V
			5.5		1.5	0.8	V
V_{OH}	HIGH level output voltage	$I_{OUT} = -50$ A	4.5	4.4	4.49		V
			5.5	5.4	5.49		
		$V_{IN} = V_{IL}$ or V_{IH}, $I_{OH} = -24mA$[1]	4.5	3.76			V
		$V_{IN} = V_{IL}$ or V_{IH}, $I_{OH} = -24mA$[1]	5.5	4.76			
V_{OL}	LOW level output voltage	$I_{OUT} = 50 \mu A$	4.5		0.01	0.1	V
			5.5		0.01	0.1	
		$V_{IN} = V_{IL}$ or V_{IH}, $I_{OL} = 24mA$[1]	4.5			0.44	V
		$V_{IN} = V_{IL}$ or V_{IH}, $I_{OL} = 24mA$[1]	5.5			0.44	
I_{IN}	Input leakage current	$V_{IN} = V_{CC}$, GND	5.5			1.0	µA
I_{OZ}	3-State output OFF-state current	$V_{IN} = V_{IL}$, V_{IH} $V_{OUT} = V_{CC}$, GND	5.5			2.5	µA
ΔI_{CC}	Additional quiescent supply current per input pin	$V_{IN} = V_{CC} - 2.1V$ Other inputs at V_{CC} or GND; $I_{OUT} = 0$	5.5			1.5	mA
I_{OLD}	Dynamic output current[2]	$V_{OLD} = 1.65V$ max	5.5	75			mA
I_{OHD}	Dynamic output current[2]	$V_{OHD} = 3.85V$ min	5.5			–75	mA
I_{CC}	Quiescent supply current	$V_{IN} = V_{CC}$ or GND	5.5			40	µA

NOTES:
1. All outputs loaded
2. Maximum test duration 2.0ms, one output loaded at a time

Octal bus transceiver/register; inverting (3-State)

74AC648
74ACT648

AC CHARACTERISTICS FOR (74AC648)

GND = 0V; t_R = t_F = 2.5ns; C_L = 50pF; R_L = 500Ω; .

SYMBOL	PARAMETER	V_{CC}[1]	LIMITS					UNIT	WAVEFORM
			T_{amb} = +25°C			T_{amb} = −40°C to +85°C			
			MIN	TYP	MAX	MIN	MAX		
t_{PLH}	Propagation delay An, Bn to Bn, An	3.3	2.0	5.4	9	1.5	10	ns	1
		5.0	1.5	3.8	6	1.0	7		
t_{PHL}	Propagation delay An, Bn to Bn, An	3.3	2.0	5.7	9	1.5	10	ns	1
		5.0	1.5	4.1	6	1.0	7		
t_{PLH}	Propagation delay CP_{AB}, CP_{BA} to Bn, An	3.3	2.0	6.1	13	1.5	14.5	ns	1
		5.0	1.5	4.1	8.5	1.0	10		
t_{PHL}	Propagation delay CP_{AB}, CP_{BA} to Bn, An	3.3	2.0	6.4	13	1.5	14.5	ns	1
		5.0	1.5	4.5	8.5	1.0	10		
t_{PLH}	Propagation delay S_{AB}, S_{BA} to Bn, An	3.3	2.0	6.4	12.5	1.5	14	ns	2, 3
		5.0	1.5	4.3	8.5	1.0	9.5		
t_{PHL}	Propagation delay S_{AB}, S_{BA} to Bn, An	3.3	2.0	6.6	12.5	1.5	14	ns	2, 3
		5.0	1.5	4.7	8.5	1.0	9.5		
t_{PZH}	3-State output enable time $\overline{OE}$ to Bn, An	3.3	2.0	5.7	10	1.5	11.5	ns	5, 6
		5.0	1.5	4	7	1.0	8		
t_{PZL}	3-State output enable time $\overline{OE}$ to Bn, An	3.3	2.0	6.6	10	1.5	11.5	ns	5, 6
		5.0	1.5	4.5	7	1.0	8		
t_{PHZ}	3-State output disable time $\overline{OE}$ to Bn, An	3.3	2.0	5	10	1.5	11	ns	5, 6
		5.0	1.5	3.3	7	1.0	7.5		
t_{PLZ}	3-State output disable time $\overline{OE}$ to Bn, An	3.3	2.0	4.5	10	1.5	11	ns	5, 6
		5.0	1.5	3.1	7	1.0	7.5		
t_{PZH}	3-State output enable time DIR to Bn, An	3.3	2.0	5.6	12.5	1.5	14	ns	5, 6
		5.0	1.5	4	8.5	1.0	9.5		
t_{PZL}	3-State output enable time DIR to Bn, An	3.3	2.0	6.4	12.5	1.5	14	ns	5, 6
		5.0	1.5	4.4	8.5	1.0	9.5		
t_{PHZ}	3-State output disable time DIR to Bn, An	3.3	2.0	5.1	12	1.5	13.5	ns	5, 6
		5.0	1.5	3.1	8	1.0	9.5		
t_{PLZ}	3-State output disable time DIR to Bn, An	3.3	2.0	4.8	12	1.5	13.5	ns	5, 6
		5.0	1.5	3.1	8	1.0	9.5		
t_w	Clock pulse width HIGH or LOW CP_{AB} to CP_{BA}	3.3	3.5	1.6		4		ns	1, 4
		5.0	3	1.2		3.5			
t_{su}	Set up time A_n, B_n to CP_{AB}, CP_{BA}	3.3	3.5	0.9		4		ns	4
		5.0	3.0	0.5		3.5			
t_h	Hold time A_n, B_n to CP_{AB}, CP_{BA}	3.3	0.5	−0.8		1.0		ns	4
		5.0	1.0	−0.4		1.5			
f_{max}	Maximum clock pulse frequency	3.3	75	120		60		MHz	1
		5.0	110	180		100			

NOTE:
1. Voltage range 3.3V is V_{CC} = 3.3V ± 0.3V
   Voltage range 5.0V is V_{CC} = 5.0V ± 0.5V

Octal bus transceiver/register; inverting (3-State)

74AC648
74ACT648

AC CHARACTERISTICS FOR (74ACT648)

GND = 0V; t_R = t_F = 2.5ns; C_L = 50pF; R_L = 500Ω; .

SYMBOL	PARAMETER	V_{CC}[1]	LIMITS					UNIT	WAVEFORM
			T_{amb} = +25°C			T_{amb} = –40°C to +85°C			
			MIN	TYP	MAX	MIN	MAX		
t_{PLH}	Propagation delay An, Bn to Bn, An	5.0	2.0	5.8	10	1.5	11.5	ns	1
t_{PHL}	Propagation delay An, Bn to Bn, An	5.0	2.0	5.7	10	1.5	11.5	ns	1
t_{PLH}	Propagation delay CP_{AB}, CP_{BA} to Bn, An	5.0	2.0	5.8	14	1.5	16	ns	1
t_{PHL}	Propagation delay CP_{AB}, CP_{BA} to Bn, An	5.0	2.0	5.9	14	1.5	16	ns	1
t_{PLH}	Propagation delay S_{AB}, S_{BA} to Bn, An	5.0	2.0	6.9	11	1.5	12.5	ns	2, 3
t_{PHL}	Propagation delay S_{AB}, S_{BA} to Bn, An	5.0	2.0	6.6	11	1.5	12.5	ns	2, 3
t_{PZH}	3-State output enable time $\overline{OE}$ to Bn, An	5.0	2.0	4.9	10.5	1.5	12	ns	5, 6
t_{PZL}	3-State output enable time $\overline{OE}$ to Bn, An	5.0	2.0	5.8	10.5	1.5	12	ns	5, 6
t_{PHZ}	3-State output disable time $\overline{OE}$ to Bn, An	5.0	2.0	4.6	10.5	1.5	11.5	ns	5, 6
t_{PLZ}	3-State output disable time $\overline{OE}$ to Bn, An	5.0	2.0	4.4	10.5	1.5	11.5	ns	5, 6
t_{PZH}	3-State output enable time DIR to Bn, An	5.0	2.0	4.7	10	1.5	11.5	ns	5, 6
t_{PZL}	3-State output enable time DIR to Bn, An	5.0	2.0	5.7	10	1.5	11.5	ns	5, 6
t_{PHZ}	3-State output disable time DIR to Bn, An	5.0	2.0	3.3	10	1.5	11	ns	5, 6
t_{PLZ}	3-State output disable time DIR to Bn, An	5.0	2.0	4.0	10	1.5	11	ns	5, 6
t_w	Clock pulse width HIGH or LOW CP_{AB} or CP_{BA}	5.0	5.0	1.5		5.5		ns	1, 4
t_{su}	Set up time A_n, B_n to CP_{AB}, CP_{BA}	5.0	5.0	1		5.5		ns	4
t_h	Hold time A_n, B_n to CP_{AB}, CP_{BA}	5.0	0.5	–0.9		1.0		ns	4
f_{max}	Maximum clock pulse frequency	5.0	110	180		100		MHz	1

NOTE:
1. These values are at V_{CC} = 5.0V   0.5V

Octal bus transceiver/register; inverting (3-State)

## AC WAVEFORMS

V_{OL} and V_{OH} are the typical output voltage drops that occur with the output load.

**Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency**

Waveform 2. Propagation Delay, S_{AB} to B_n or S_{BA} to A_n

Waveform 3. Propagation Delay, A_n to B_n or B_n to A_n and S_{BA} to A_n or S_{AB} to B_n

$V_X = V_{OL} + 0.3V$
$V_Y = V_{OH} - 0.3V$

NOTE: The shaded areas indicate when the input is permitted to change for predictable output performance.

Waveform 4. Data Setup and Hold Times

Waveform 5. 3-State Output Enable Time to High Level and Output Disable Time from High Level

Waveform 6. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

Octal bus transceiver/register; inverting (3-State)

TEST CIRCUIT

Test Circuit for 3-State Outputs

SWITCH POSITION

TEST	SWITCH
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	2 x V_{CC}
t_{PHZ}/t_{PZH}	Open

FAMILY	V_{IN} Input Requirements	V_m Input	V_m Output
AC	GND to V_{CC}	50% V_{CC}	50% V_{CC}
ACT	GND to 3.0V	1.5V	50% V_{CC}

DEFINITIONS

R_L = Load resistor; see AC characteristics for value.

C_L = Load capacitance, see AC characteristics

R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

SV00451

Waveform 7. Load circuitry for switching times.

Octal bus transceiver/register; inverting (3-State)

74AC648
74ACT648

SO24: plastic small outline package; 24 leads; body width 7.5 mm

SOT137-1

pin 1 index

detail X

scale

0   5   10 mm

DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A₁	A₂	A₃	bₚ	c	D⁽¹⁾	E⁽¹⁾	e	Hₑ	L	Lₚ	Q	v	w	y	z⁽¹⁾	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	15.6 15.2	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8° 0°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.61 0.60	0.30 0.29	0.050	0.42 0.39	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT137-1	075E05	MS-013AD				~~92-11-17~~ 95-01-24

Octal bus transceiver/register; inverting (3-State)

74AC648
74ACT648

SSOP24:   plastic shrink small outline package; 24 leads; body width 5.3 mm   **SOT340-1**

pin 1 index

detail X

0   2.5   5 mm
scale

DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A₁	A₂	A₃	b_p	c	D[1]	E[1]	e	H_E	L	L_p	Q	v	w	y	Z[1]	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	8.4 8.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.8 0.4	8° 0°

Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT340-1		MO-150AG				~~93-09-08~~ 95-02-04

Octal bus transceiver/register; inverting (3-State)

74AC648
74ACT648

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm

SOT355-1

pin 1 index

detail X

0   2.5   5 mm
scale

DIMENSIONS (mm are the original dimensions)

UNIT	A max.	A_1	A_2	A_3	b_p	c	$D^{(1)}$	$E^{(2)}$	e	H_E	L	L_p	Q	v	w	y	$Z^{(1)}$	θ
mm	1.10	0.15 / 0.05	0.95 / 0.80	0.25	0.30 / 0.19	0.2 / 0.1	7.9 / 7.7	4.5 / 4.3	0.65	6.6 / 6.2	1.0	0.75 / 0.50	0.4 / 0.3	0.2	0.13	0.1	0.5 / 0.2	8° / 0°

Notes

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT355-1		MO-153AD				~~93-06-16~~ 95-02-04

Octal bus transceiver/register; inverting (3-State)

DEFINITIONS

Data Sheet Identification	Product Status	Definition
Objective Specification	Formative or In Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.

Philips Semiconductors
811 East Arques Avenue
P.O. Box 3409
Sunnyvale, California 94088–3409
Telephone 800-234-7381

Let's make things better.

PHILIPS