80C52/80C54/80C58

DESCRIPTION

The 80C52/80C54/80C58 Single-Chip 8-Bit Microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 80C52/80C54/80C58 has the same instruction set as the 80C51.

This device provides architectural enhancements that make it applicable in a variety of applications for general control systems. The 80C52 contains $8k \times 8$ ROM memory, the 80C54 contains $16k \times 8$ ROM memory, and 80C58 contains $32k \times 8$ ROM memory, a volatile 256×8 read/write data memory, four 8-bit I/O ports, three 16-bit timer/event counters, a multi-source, four-priority-level, nested interrupt structure, an enhanced UART and on-chip oscillator and timing circuits. For systems that require extra capability, the 80C52/54/58 can be expanded using standard TTL compatible memories and logic.

Its added features make it an even more powerful microcontroller for applications that require pulse width modulation, high-speed I/O and up/down counting capabilities such as motor control. It also has a more versatile serial channel that facilitates multiprocessor communications.

See 87C52/80C32 and 87C54/87C58 data sheets for EPROM and ROMless devices.

FEATURES

- 80C51 central processing unit
- Full static operation
- 8k × 8 ROM: 80C52;


16k × 8 ROM: 80C54;

32k × 8 ROM: 80C58;

all capable of addressing external memory to 64k bytes

- Two level program security system
- 64 byte encryption array
- 256 x 8 RAM, expandable externally to 64k bytes
- Speed range up to 33MHz
- Operating voltage 5V ±10%
- Three 16-bit timer/counters
 - T2 is an up/down counter
- 6 interrupt sources
- 4 level priority
- Four 8-bit I/O ports
- Full-duplex enhanced UART
 - Framing error detection
 - Automatic address recognition
- Power control modes
 - Idle mode
 - Power-down mode
- Once (On Circuit Emulation) Mode
- Five package styles
- Programmable clock out
- Low EMI (Inhibit ALE)
- Second DPTR register
- Asynchronous port reset

PIN CONFIGURATIONS




80C52/80C54/80C58

ORDERING INFORMATION

ROM 8k×8	ROM 16k×8	ROM 32k×8	TEMPERATURE RANGE °C AND PACKAGE	FREQ MHz	DRAWING NUMBER
P80C52EBPN	P80C54EBPN	P80C58EBPN	0 to +70, Plastic Dual In-line Package	16	SOT129-1
P80C52EBAA	P80C54EBAA	P80C58EBAA	0 to +70, Plastic Leaded Chip Carrier	16	SOT187-2
P80C52EBBB	P80C54EBBB	P80C58EBBB	0 to +70, Plastic Quad Flat Pack	16	SOT307-2
P80C52EFPN	P80C54EFPN	P80C58EFPN	-40 to +85, Plastic Dual In-line Package	16	SOT129-1
P80C52EFA A	P80C54EFA A	P80C58EFA A	-40 to +85, Plastic Leaded Chip Carrier	16	SOT187-2
P80C52EFBB	P80C54EFBB	P80C58EFBB	-40 to +85, Plastic Quad Flat Pack	16	SOT307-2
P80C52IBP N	P80C54IBP N	P80C58IBP N	0 to +70, Plastic Dual In-line Package	24	SOT129-1
P80C52IBA A	P80C54IBA A	P80C58IBA A	0 to +70, Plastic Leaded Chip Carrier	24	SOT187-2
P80C52IBB B	P80C54IBB B	P80C58IBB B	0 to +70, Plastic Quad Flat Pack	24	SOT307-2
P80C52IFP N	P80C54IFP N	P80C58IFP N	-40 to +85, Plastic Dual In-line Package	24	SOT129-1
P80C52IFA A	P80C54IFA A	P80C58IFA A	-40 to +85, Plastic Leaded Chip Carrier	24	SOT187-2
P80C52IFB B	P80C54IFB B	P80C58IFB B	-40 to +85, Plastic Quad Flat Pack	24	SOT307-2
P80C52NBAA	P80C54NBAA	P80C58NBAA	0 to +70, Plastic Leaded Chip Carrier	33	SOT187-2
P80C52NBPN	P80C54NBPN	P80C58NBPN	0 to +70, Plastic Dual In-line Package	33	SOT129-1
P80C52NBBB	P80C54NBBB	P80C58NBBB	0 to +70, Plastic Quad Flat Pack	33	SOT307-2
P80C52NFAA	P80C54NFA A	P80C58NFAA	-40 to +85, Plastic Leaded Chip Carrier	33	SOT187-2
P80C52NFPN	P80C54NFPN	P80C58NFPN	–40 to +85, Plastic Dual In-line Package	33	SOT129-1
P80C52NFBB	P80C54NFBB	P80C58NFBB	-40 to +85, Plastic Quad Flat Pack	33	SOT307-2

LOGIC SYMBOL



80C52/80C54/80C58

BLOCK DIAGRAM




Table 1. 80C52/80C54/80C58 Special Function Registers

SYMBOL	DESCRIPTION	DIRECT ADDRESS	BIT A	DDRESS	, SYMBOI	, OR ALT	ERNATIV	E PORT	FUNCTIO	N LSB	RESET VALUE
ACC*	Accumulator	E0H	E7	E6	E5	E4	E3	E2	E1	E0	00H
AUXR#	Auxiliary	8EH	_	_	-	_	_	_		AO	xxxxxxxx0B
AUXR1#	Auxiliary 1	A2H	_	_	-	_	_	_	_	DPS	xxxxxxxx0B
B*	B register	F0H	F7	F6	F5	F4	F3	F2	F1	F0	00H
DPTR: DPH DPL	Data Pointer (2 bytes) Data Pointer High Data Pointer Low	83H 82H									00Н 00Н
			AF	AE	AD	AC	AB	AA	A 9	A8	
IE*	Interrupt Enable	A8H	EA	EC	ET2	ES	ET1	EX1	ET0	EX0	00H
			BF	BE	BD	ВС	BB	ВА	B9	B8	
IP*	Interrupt Priority	В8Н	_	-	PT2	PS	PT1	PX1	PT0	PX0	x0000000B
			B7	B6	B5	B4	B3	B2	B1	В0	
IPH#	Interrupt Priority High	В7Н	_	_	PT2H	PSH	PT1H	PX1H	PT0H	РХ0Н	x0000000B
		ļ	87	86	85	84	83	82	81	80	
P0*	Port 0	80H	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FFH
			97	96	95	94	93	92	91	90	
P1*	Port 1	90H	_	_	_	_	_	T -	T2EX	T2	FFH
			A7	A6	A5	A4	A3	A2	A1	A0	
P2*	Port 2	A0H	AD15	AD14	AD13	AD12	AD11	AD10	AD9	AD8	FFH
			B7	B6	B5	B4	B3	B2	B1	B0	
P3*	Port 3	вон	RD	WR	T1	ТО	INT1	INTO	TxD	RxD	FFH
					·					.	
PCON#1	Power Control	87H	SMOD1	SMOD0		POF ²	GF1	GF0	PD	IDL	00xx0000B
			D7	D6	D5	D4	D3	D2	D1	D0]
PSW*	Program Status Word	D0H	CY	AC	F0	RS1	RS0	ΟV	_	Р	00Н
RACAP2H# RACAP2L#	Timer 2 Capture High Timer 2 Capture Low	CBH CAH				-					00H
SADDR#	Slave Address	А9Н									00H
SADEN#	Slave Address Mask	В9Н									00H
SBUF	Serial Data Buffer	99H	0.5	05	0.0						xxxxxxxxB
SCON*	Serial Control	0011	9F	9E	9D	9C	9B	9A	99	98	
SP	Stack Pointer	98H	SM0/FE	SM1	SM2	REN	TB8	RB8	TI	RI	00H
or .	Stack Folliter	81H	8F	8E	8D	8C	8B	8A	89	88	07H
TCON*	Timer Control	88H	TF1	TR1	TF0	TR0	IE1	IT1	IEO	іто	00H
			CF	CE	CD	CC	CB	CA	C9	C8	10011
T2CON*	Timer 2 Control	C8H	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	00Н
T2MOD#	Timer 2 Mode Control	С9Н	_	_	-	-		-	T2OE	DCEN	xxxxxx00B
THO	Timer High 0	8CH			L	<u>. </u>	L .	. <u>. </u>	1202	DOLIN	00H
TH1	Timer High 1	8DH									00H
TH2#	Timer High 2	CDH									00H
TL0	Timer Low 0	8AH									00H
TL1 TL2#	Timer Low 1 Timer Low 2	8BH									00H
TMOD		CCH	CATE	\ \^{\frac{1}{2}}	T	1 115	T ~ · ==	1	T	T	00H
	Timer Mode	89H	GATE	C/T	M1	M0	GATE	C/T	M1	M0	00H

SFRs are bit addressable.

[#] SFRs are modified from or added to the 80C51 SFRs.


Reserved bits.

Reset value depends on reset source.


^{2.} Bit will not be affected by Reset. POF is not present in 80C52.

80C52/80C54/80C58

PLASTIC LEADED CHIP CARRIER PIN FUNCTIONS



PLASTIC QUAD FLAT PACK PIN FUNCTIONS



PIN DESCRIPTIONS

	PIN NUMBER				
MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION
V _{SS}	20	22	16	1	Ground: 0V reference.
Vcc	40	44	38	1	Power Supply: This is the power supply voltage for normal, idle, and power-down operation.
P0.0-0.7	39–32	43–36	37–30	I/O	Port 0: Port 0 is an open-drain, bidirectional I/O port. Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification. External pull-ups are required during program verification.
P1.0-P1.7	1–8	2-9	40–44, 1–3	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 1 also receives the low-order address byte during program memory verification. Alternate functions include:
	1 1	2	40	1/0	T2 (P1.0): Timer/Counter 2 external count input/Clockout
}	2	3	41.	ı	T2EX (P1.1): Timer/Counter 2 Reload/Capture/Direction Control
[3	4	42	1	
	4	5	43	I/O	
	5	6	44	1/0	
	6	7	1	1/0	
	7	8	2	1/0	
}	8	9	3	1/0	
P2.0-P2.7	21–28	24–31	18–25	I/O	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics: I _{IL}). Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.

80C52/80C54/80C58

PIN DESCRIPTIONS (Continued)

	PIN NUMBER		ER						
MNEMONIC	DIP	LCC	QFP	TYPE	NAME AND FUNCTION				
P3.0-P3.7	10–17	11, 13–19	5, 7–13	I/O	Port 3 : Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: $I_{\rm IL}$). Port 3 also serves the special features of the 80C51 family, as listed below:				
	10	11	5	1	RxD (P3.0): Serial input port				
	11	13	7	0	TxD (P3.1): Serial output port				
	12	14	8	ı	INTO (P3.2): External interrupt				
	13	15	9	1	INT1 (P3.3): External interrupt				
	14	16	10	1	T0 (P3.4): Timer 0 external input				
	15	17	11	1	T1 (P3.5): Timer 1 external input				
	16	18	12	0	WR (P3.6): External data memory write strobe				
	17	19	13	0	RD (P3.7): External data memory read strobe				
RST	9	10	4	l	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to V _{SS} permits a power-on reset using only an external capacitor to V _{CC} .				
ALE	30	33	27	0	Address Latch Enable: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. ALE can be disabled by setting SFR auxiliary.0. With this bit set, ALE will be active only during a MOVX instruction.				
PSEN	29	32	26	0	Program Store Enable: The read strobe to external program memory. When the 80C52/80C54/80C58 is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.				
EA	31	35	29	ı	External Access Enable: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H and 7FFFH. If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 7FFFH. If security bit 1 is programmed, EA will be internally latched on Reset.				
XTAL1	19	21	15	ı	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits.				
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier.				

NOTE

To avoid "latch-up" effect at power-on, the voltage on any pin at any time must not be higher than $V_{CC} + 0.5V$ or $V_{SS} - 0.5V$, respectively.

80C52/80C54/80C58

TIMER 2 OPERATION

Timer 2

Timer 2 is a 16-bit Timer/Counter which can operate as either an event timer or an event counter, as selected by C/T2* in the special function register T2CON (see Figure 1). Timer 2 has three operating modes:Capture, Auto-reload (up or down counting) ,and Baud Rate Generator, which are selected by bits in the T2CON as shown in Table 2.

Capture Mode

In the capture mode there are two options which are selected by bit EXEN2 in T2CON. If EXEN2=0, then timer 2 is a 16-bit timer or counter (as selected by C/T2* in T2CON) which, upon overflowing sets bit TF2, the timer 2 overflow bit. This bit can be used to generate an interrupt (by enabling the Timer 2 interrupt bit in the IE register/SFR table). If EXEN2= 1, Timer 2 operates as described above, but with the added feature that a 1- to -0 transition at external input T2EX causes the current value in the Timer 2 registers, TL2 and TH2, to be captured into registers RCAP2L and RCAP2H, respectively. In addition, the transition at T2EX causes bit EXF2 in T2CON to be set, and EXF2 like TF2 can generate an interrupt (which vectors to the same location as Timer 2 overflow interrupt. The Timer 2 interrupt service routine can interrogate TF2 and EXF2 to determine which event caused the interrupt). The capture mode is illustrated in Figure 2 (There is no reload value for TL2 and TH2 in this mode. Even when a capture event occurs from T2EX, the counter keeps on counting T2EX pin transitions or osc/12 pulses.).

Auto-Reload Mode (Up or Down Counter)

In the 16-bit auto-reload mode, Timer 2 can be configured (as either a timer or counter (C/T2* in T2CON)) then programmed to count up or down. The counting direction is determined by bit DCEN(Down Counter Enable) which is located in the T2MOD register (see

Figure 3). When reset is applied the DCEN=0 which means Timer 2 will default to counting up. If DCEN bit is set, Timer 2 can count up or down depending on the value of the T2EX pin.

Figure 4 shows Timer 2 which will count up automatically since DCEN=0. In this mode there are two options selected by bit EXEN2 in T2CON register. If EXEN2=0, then Timer 2 counts up to 0FFFFH and sets the TF2 (Overflow Flag) bit upon overflow. This causes the Timer 2 registers to be reloaded with the 16-bit value in RCAP2L and RCAP2H.

The values in RCAP2L and RCAP2H are preset by software means. If EXEN2=1, then a 16-bit reload can be triggered either by an overflow or by a 1-to-0 transition at input T2EX. This transition also sets the EXF2 bit. The Timer 2 interrupt, if enabled, can be generated when either TF2 or EXF2 are 1.

In Figure 5 DCEN=1 which enables Timer 2 to count up or down. This mode allows pin T2EX to control the direction of count. When a logic 1 is applied at pin T2EX Timer 2 will count up. Timer 2 will overflow at 0FFFFH and set the TF2 flag, which can then generate an interrupt, if the interrupt is enabled. This timer overflow also causes the 16-bit value in RCAP2L and RCAP2H to be reloaded into the timer registers TL2 and TH2.

When a logic 0 is applied at pin T2EX this causes Timer 2 to count down. The timer will underflow when TL2 and TH2 become equal to the value stored in RCAP2L and RCAP2H. Timer 2 underflow sets the TF2 flag and causes 0FFFFH to be reloaded into the timer registers TL2 and TH2.

The external flag EXF2 toggles when Timer 2 underflows or overflows. This EXF2 bit can be used as a 17th bit of resolution if needed. The EXF2 flag does not generate an interrupt in this mode of operation.

	(MSE	3)						(LSB)	
	Т	F2 EXF	2 RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2	
Symbol	Position	Name and	Significance						
TF2	T2CON.7	Timer 2 ove	orflow flag set b	y a Timer 2 K = 1.	overflow and	d must be c	leared by s	oftware. TF2 w	vill not be set
EXF2	T2CON.6	EXEN2 = 1. interrupt rou	Timer 2 external flag set when either a capture or reload is caused by a negative transition on T2EX and EXEN2 = 1. When Timer 2 interrupt is enabled, EXF2 = 1 will cause the CPU to vector to the Timer 2 interrupt routine. EXF2 must be cleared by software. EXF2 does not cause an interrupt in up/down counter mode (DCEN = 1).						
RCLK	T2CON.5	Receive clo in modes 1	Receive clock flag. When set, causes the serial port to use Timer 2 overflow pulses for its receive clock in modes 1 and 3. RCLK = 0 causes Timer 1 overflow to be used for the receive clock.						
TCLK	T2CON.4	Transmit clo	Transmit clock flag. When set, causes the serial port to use Timer 2 overflow pulses for its transmit clock in modes 1 and 3. TCLK = 0 causes Timer 1 overflows to be used for the transmit clock.						
EXEN2	T2CON.3	transition or	Timer 2 external enable flag. When set, allows a capture or reload to occur as a result of a negative transition on T2EX if Timer 2 is not being used to clock the serial port. EXEN2 = 0 causes Timer 2 to ignore events at T2EX.						
TR2	T2CON.2	Start/stop c	ontrol for Time	r 2. A logic 1	starts the ti	mer.			
C/T2	T2CON.1	Timer or co	Start/stop control for Timer 2. A logic 1 starts the timer. Timer or counter select. (Timer 2) 0 = Internal timer (OSC/12) 1 = External event counter (falling edge triggered).						
CP/RL2	T2CON.0	Capture/Re cleared, aut	load flag. Whe to-reloads will o . When either F	n set, captu occur either	res will occu with Timer 2	r on negativ	or negative	transitions at 7	XEN2 = 1. Wher T2EX when ed to auto-reload

Figure 1. Timer/Counter 2 (T2CON) Control Register

Table 2. Timer 2 Operating Modes

RCLK + TCLK	CP/RL2	TR2	MODE
0	0	1	16-bit Auto-reload
0	1	1	16-bit Capture
1	Х	1	Baud rate generator
X	X	0	(off)




Figure 2. Timer 2 in Capture Mode




Figure 3. Timer 2 Mode (T2MOD) Control Register




Figure 4. Timer 2 in Auto-Reload Mode (DCEN = 0)




Figure 5. Timer 2 Auto Reload Mode (DCEN = 1)

80C52/80C54/80C58




Figure 6. Timer 2 in Baud Rate Generator Mode

Table 3. Timer 2 Generated Commonly Used Baud Rates

Baud Rate	Osc Freq	Timer 2			
Bauu nate	Osciried	RCAP2H	RCAP2L		
375K	12MHz	FF	FF		
9.6K	12MHz	FF	D9		
2.8K	12MHz	FF	B2		
2.4K	12MHz	FF	64		
1.2K	12MHz	FE	C8		
300	12MHz	FB	1E		
110	12MHz	F2	AF		
300	6MHz	FD	8F		
110	6MHz	F9	57		

Baud Rate Generator Mode

Bits TCLK and/or RCLK in T2CON (Table 2) allow the serial port transmit and receive baud rates to be derived from either Timer 1 or Timer 2. When TCLK= 0, Timer 1 is used as the serial port transmit baud rate generator. When TCLK= 1, Timer 2 is used as the serial port transmit baud rate generator. RCLK has the same effect for the serial port receive baud rate. With these two bits, the serial port can have different receive and transmit baud rates – one generated by Timer 1, the other by Timer 2.

Figure 6 shows the Timer 2 in baud rate generation mode. The baud rate generation mode is like the auto-reload mode,in that a rollover in TH2 causes the Timer 2 registers to be reloaded with the 16-bit value in registers RCAP2H and RCAP2L, which are preset by software.

The baud rates in modes 1 and 3 are determined by Timer 2's overflow rate given below:

Modes 1 and 3 Baud Rates =
$$\frac{\text{Timer 2 Overflow Rate}}{16}$$

The timer can be configured for either "timer" or "counter" operation. In many applications, it is configured for "timer" operation (C/T2*=0). Timer operation is different for Timer 2 when it is being used as a baud rate generator.

Usually, as a timer it would increment every machine cycle (i.e., 1/12 the oscillator frequency). As a baud rate generator, it increments every state time (i.e., 1/2 the oscillator frequency). Thus the baud rate formula is as follows:

Modes 1 and 3 Baud Rates =

Oscillator Frequency
[32 × [65536 – (RCAP2H, RCAP2L)]]

Where: (RCAP2H, RCAP2L)= The content of RCAP2H and RCAP2L taken as a 16-bit unsigned integer.

The Timer 2 as a baud rate generator mode shown in Figure 6, is valid only if RCLK and/or TCLK = 1 in T2CON register. Note that a rollover in TH2 does not set TF2, and will not generate an interrupt. Thus, the Timer 2 interrupt does not have to be disabled when Timer 2 is in the baud rate generator mode. Also if the EXEN2 (T2 external enable flag) is set, a 1-to-0 transition in T2EX (Timer/counter 2 trigger input) will set EXF2 (T2 external flag) but will not cause a reload from (RCAP2H, RCAP2L) to (TH2,TL2). Therefore when Timer 2 is in use as a baud rate generator, T2EX can be used as an additional external interrupt, if needed.

80C52/80C54/80C58

When Timer 2 is in the baud rate generator mode, one should not try to read or write TH2 and TL2. As a baud rate generator, Timer 2 is incremented every state time (osc/2) or asynchronously from pin T2; under these conditions, a read or write of TH2 or TL2 may not be accurate. The RCAP2 registers may be read, but should not be written to, because a write might overlap a reload and cause write and/or reload errors. The timer should be turned off (clear TR2) before accessing the Timer 2 or RCAP2 registers.

Table 3 shows commonly used baud rates and how they can be obtained from Timer 2.

Summary Of Baud Rate Equations

Timer 2 is in baud rate generating mode. If Timer 2 is being clocked through pin T2(P1.0) the baud rate is:

If Timer 2 is being clocked internally, the baud rate is:

$$\text{Baud Rate} = \frac{f_{OSC}}{[32 \times [65536 - (RCAP2H, RCAP2L)]]}$$

Where fosc= Oscillator Frequency

To obtain the reload value for RCAP2H and RCAP2L, the above equation can be rewritten as:

RCAP2H, RCAP2L =
$$65536 - \left(\frac{f_{OSC}}{32 \times Baud Rate}\right)$$

Timer/Counter 2 Set-up

Except for the baud rate generator mode, the values given for T2CON do not include the setting of the TR2 bit. Therefore, bit TR2 must be set, separately, to turn the timer on. see Table 4 for set-up of Timer 2 as a timer. Also see Table 5 for set-up of Timer 2 as a counter.

POWER OFF FLAG³

The Power Off Flag (POF) is set by on-chip circuitry when the V_{CC} level on the 80C54/80C58 rises from 0 to 5V. The POF bit can be set or cleared by software allowing a user to determine if the reset is the result of a power-on or a warm start after powerdown. The V_{CC} level must remain above 3V for the POF to remain unaffected by the V_{CC} level.

Table 4. Timer 2 as a Timer

	T2CON				
MODE	INTERNAL CONTROL (Note 1)	EXTERNAL CONTROL (Note 2)			
16-bit Auto-Reload	00Н	08H			
16-bit Capture	01H	09H			
Baud rate generator receive and transmit same baud rate	34H	36H			
Receive only	24H	26H			
Transmit only	14H	16H			

Table 5. Timer 2 as a Counter

	Т	TMOD				
MODE	INTERNAL CONTROL (Note 1)	EXTERNAL CONTROL (Note 2)				
16-bit	02H	0AH				
Auto-Reload	03H	0BH				

NOTES

- Capture/reload occurs only on timer/counter overflow.
- 2. Capture/reload occurs on timer/counter overflow and a 1-to-0 transition on T2EX (P1.1) pin except when Timer 2 is used in the baud rate generator mode.
- 3. POF not present in 80C52.

80C52/80C54/80C58

OSCILLATOR CHARACTERISTICS

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

Reset

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-on reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-on, the voltage on V_{CC} and RST must come up at the same time for a proper start-up. Ports 1, 2, and 3 will asynchronously be driven to their reset condition when a voltage above V_{IH1} (min.) is applied to RESET.

Idle Mode

In the idle mode (see Table 6), the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

Power-Down Mode

To save even more power, a Power Down mode (see Table 6) can be invoked by software. In this mode, the oscillator is stopped and the instruction that invoked Power Down is the last instruction executed. The on-chip RAM and Special Function Registers retain their values until the Power Down mode is terminated.

On the 80C52/54/58 either a hardware reset or external interrupt can be used to exit from Power Down. Reset redefines all the SFRs but does not change the on-chip RAM. An external interrupt allows both the SFRs and the on-chip RAM to retain their values.

To properly terminate Power Down the reset or external interrupt should not be executed before $V_{\rm CC}$ is restored to its normal operating level and must be held active long enough for the oscillator to restart and stabilize (normally less than 10ms).

With an external interrupt, INT0 and INT1 must be enabled and configured as level-sensitive. Holding the pin low restarts the

oscillator but bringing the pin back high completes the exit. Once the interrupt is serviced, the next instruction to be executed after RETI will be the one following the instruction that put the device into Power Down.

Design Consideration

• When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal rest algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when Idle is terminated by reset, the instruction following the one that invokes Idle should not be one that writes to a port pin or to external memory.

ONCE™ Mode

The ONCE ("On-Circuit Emulation") Mode facilitates testing and debugging of systems using the 80C52/54/58 without removing the device from the circuit. The ONCE Mode is invoked by:

- 1. Pull ALE low while the device is in reset and PSEN is high:
- 2. Hold ALE low as RST is deactivated.

While the device is in ONCE Mode, the Port 0 pins go into a float state, and the other port pins and ALE and PSEN are weakly pulled high. The oscillator circuit remains active. While the 80C52/54/58 is in this mode, an emulator or test CPU can be used to drive the circuit. Normal operation is restored when a normal reset is applied.

Programmable Clock-Out

The 80C52/54/58 has a new feature. A 50% duty cycle clock can be programmed to come out on P1.0. This pin, besides being a regular I/O pin, has two alternate functions. It can be programmed:

- 1. to input the external clock for Timer/Counter 2, or
- to output a 50% duty cycle clock ranging from 61Hz to 4MHz at a 16MHz operating frequency.

To configure the Timer/Counter 2 as a clock generator, bit C/T2 (in T2CON) must be cleared and bit T2OE in T2MOD must be set. Bit TR2 (T2CON.2) also must be set to start the timer.

The Clock-Out frequency depends on the oscillator frequency and the reload value of Timer 2 capture registers (RCAP2H, RCAP2L) as shown in this equation:

In the Clock-Out mode Timer 2 roll-overs will not generate an interrupt. This is similar to when it is used as a baud-rate generator. It is possible to use Timer 2 as a baud-rate generator and a clock generator simultaneously. Note, however, that the baud-rate and the Clock-Out frequency will be the same.

Table 6. External Pin Status During Idle and Power-Down Mode

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
ldle	Internal	1	1	Data	Data	Data	Data
ldle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data

80C52/80C54/80C58

Enhanced UART

The UART operates in all of the usual modes that are described in the first section of Data Handbook IC20, 80C51-Based 8-Bit Microcontrollers. In addition the UART can perform framing error detect by looking for missing stop bits, and automatic address recognition. The 80C52/54/58 UART also fully supports multiprocessor communication as does the standard 80C51 UART.

When used for framing error detect the UART looks for missing stop bits in the communication. A missing bit will set the FE bit in the SCON register. The FE bit shares the SCON.7 bit with SM0 and the function of SCON.7 is determined by PCON.6 (SMOD0) (see Figure 7). If SMOD0 is set then SCON.7 functions as FE. SCON.7 functions as SM0 when SMOD0 is cleared. When used as FE SCON.7 can only be cleared by software. Refer to Figure 8.

Automatic Address Recognition

Automatic Address Recognition is a feature which allows the UART to recognize certain addresses in the serial bit stream by using hardware to make the comparisons. This feature saves a great deal of software overhead by eliminating the need for the software to examine every serial address which passes by the serial port. This feature is enabled by setting the SM2 bit in SCON. In the 9 bit UART modes, mode 2 and mode 3, the Receive Interrupt flag (RI) will be automatically set when the received byte contains either the "Given" address or the "Broadcast" address. The 9 bit mode requires that the 9th information bit is a 1 to indicate that the received information is an address and not data. Automatic address recognition is shown in Figure 9.

The 8 bit mode is called Mode 1. In this mode the RI flag will be set if SM2 is enabled and the information received has a valid stop bit following the 8 address bits and the information is either a Given or Broadcast address

Mode 0 is the Shift Register mode and SM2 is ignored.

Using the Automatic Address Recognition feature allows a master to selectively communicate with one or more slaves by invoking the Given slave address or addresses. All of the slaves may be contacted by using the Broadcast address. Two special Function Registers are used to define the slave's address, SADDR, and the address mask, SADEN. SADEN is used to define which bits in the SADDR are to b used and which bits are "don't care". The SADEN mask can be logically ANDed with the SADDR to create the "IGiven" address which the master will use for addressing each of the slaves. Use of the Given address allows multiple slaves to be recognized while excluding others. The following examples will help to show the versatility of this scheme:

Slave 0	SADDR =	•	1100 0000
	SADEN =	:	<u>1111 1101</u>
	<u>~</u> :		

Given 1100 00X0 Slave 1 SADDR = 1100 0000 SADEN = 1111 1110 Given 1100 000X

In the above example SADDR is the same and the SADEN data is used to differentiate between the two slaves. Slave 0 requires a 0 in bit 0 and it ignores bit 1. Slave 1 requires a 0 in bit 1 and bit 0 is ignored. A unique address for Slave 0 would be 1100 0010 since slave 1 requires a 0 in bit 1. A unique address for slave 1 would be 1100 0001 since a 1 in bit 0 will exclude slave 0. Both slaves can be selected at the same time by an address which has bit 0 = 0 (for slave 0) and bit 1 = 0 (for slave 1). Thus, both could be addressed with 1100 0000.

In a more complex system the following could be used to select slaves 1 and 2 while excluding slave 0:

Slave 0	SADDR	=	1100 0000
	SADEN	=	1111 1001
	Given	=	1100 0XX0
Slave 1	SADDR	=	1110 0000
	SADEN	=	1111 1010
	Given	=	1110 0X0X
Slave 2	SADDR	=	1110 0000
	SADEN	=	1111 1100
	Given	=	1110 00XX

In the above example the differentiation among the 3 slaves is in the lower 3 address bits. Slave 0 requires that bit 0 = 0 and it can be uniquely addressed by 1110 0110. Slave 1 requires that bit 1 = 0 and it can be uniquely addressed by 1110 and 0101. Slave 2 requires that bit 2 = 0 and its unique address is 1110 0011. To select Slaves 0 and 1 and exclude Slave 2 use address 1110 0100, since it is necessary t make bit 2 = 1 to exclude slave 2.

The Broadcast Address for each slave is created by taking the logical OR of SADDR and SADEN. Zeros in this result are teated as don't-cares. In most cases, interpreting the don't-cares as ones, the broadcast address will be FF hexadecimal.

Upon reset SADDR (SFR address 0A9H) and SADEN (SFR address 0B9H) are leaded with 0s. This produces a given address of all "don't cares" as well as a Broadcast address of all "don't cares". this effectively disables the Automatic Addressing mode and allows the microcontroller to use standard 80C51 type UART drivers which do not make use of this feature.




Figure 7. SCON: Serial Port Control Register




Figure 8. UART Framing Error Detection

80C52/80C54/80C58




Figure 9. UART Multiprocessor Communication, Automatic Address Recognition

Interrupt Priority Structure

The 80C52/54/58 has a 6-source four-level interrupt structure. There are 3 SFRs associated with the interrupts on the 80C52/54/58. They are the IE and IP. (See Figures 10 and 11.) In addition, there is the IPH (Interrupt Priority High) register that makes the four-level interrupt structure possible. The IPH is located at SFR address B7H. The structure of the IPH register and a description of its bits is shown below:

IPH (Interrupt Priority High) (B7H)

7	6	5	4	3	2	1	0
		PT2H	PSH	PT1H	PX1H	PTOH	РХОН
IPH.0	PX0H	External in	terrupt 0	priority h	iah		
IPH.1		Timer 0 int					
		External interrupt 1 priority high					
IPH.3			Timer 1 interrupt priority high				
IPH.4	PSH	Serial Port interrupt high					
IPH.5	PT2H	Timer 2 interrupt priority high					
IPH.6		Not implen		, ,			
IPH.7	-	Not implen	nented				

The function of the IPH SFR is simple and when combined with the IP SFR determines the priority of each interrupt. The priority of each interrupt is determined as shown in the following table:

PRIORIT	Y BITS	INTERDUPT PRIORITY : EVE
IPH.x	IP.x	INTERRUPT PRIORITY LEVEL
0	0	Level 0 (lowest priority)
0	1	Level 1
1	0	Level 2
1	1	Level 3 (highest priority)

The priority scheme for servicing the interrupts is the same as that for the 80C51, except there are four interrupt levels on the 80C52/54/58 rather than two as on the 80C51. An interrupt will be serviced as long as an interrupt of equal or higher priority is not already being serviced. If an interrupt of equal or higher level priority is being serviced, the new interrupt will wait until it is finished before being serviced. If a lower priority level interrupt is being serviced, it will be stopped and the new interrupt serviced. When the new interrupt is finished, the lower priority level interrupt that was stopped will be completed.

Table 7. Interrupt Table

SOURCE	POLLING PRIORITY	REQUEST BITS	HARDWARE CLEAR?	VECTOR ADDRESS
X 0	1	IE0	N (L) ¹ Y (T) ²	03H
TO	2	TP0	Y	0BH
X1	3	IE1	N (L) Y (T)	13H
T1	4	TF1	Υ	1BH
SP	5	R1, TI	N	23H
T2	6	TF2, EXF2	N	2BH
PCA	7	CF, CCFn n = 0-4	N	33H

NOTES:

- 1. L = Level activated
- T = Transition activated




Figure 10. IE Registers




Figure 11. IP Registers


80C52/80C54/80C58

Reduced EMI Mode

The AO bit (AUXR.0) in the AUXR register when set disables the ALE output.

80C52/80C54/80C58 Reduced EMI Mode

AUXR (8EH)



AO: Turns off ALE output.


Dual Data Pointer Register (DPTR)

The dual DPTR structure (see Figure 12) is a way by which the 80C52/54/58 will specify the address of an external data memory location. There are two 16-bit DPTR registers that address the external memory, and a single bit called DPS = AUXR1/bit0 that allows the program code to switch between them.

Register Name: AUXR1#

SFR Address: A2H

Reset Value: xxxxxxx0B



Where:

DPS = AUXR1/bit0 = Switches between DPTR0 and DPTR1.

Select Reg	DPS
DPTR0	0
DPTR1	1

The DPS bit status whould be saved by software when switching between DPTR0 and DPTR1.




Figure 12. DPTR Structure

DPTR Instructions

The instructions that refer to DPTR refer to the data pointer that is currently selected using the AUXR1/bit 0 register. The six instructions that use the DPTR are as follows:

INC DPTR	Increments the data pointer by 1
MOV DPTR, #data16	Loads the DPTR with a 16-bit constant
MOV A, @ A+DPTR	Move code byte relative to DPTR to ACC
MOVX A, @ DPTR	Move external RAM (16-bit address) to ACC
MOVX @ DPTR , A	Move ACC to external RAM (16-bit address)
JMP @ A + DPTR	Jump indirect relative to DPTR

The data pointer can be accessed on a byte-by-byte basis by specifying the Low or High byte in an instruction which accesses the SFRs. See application note AN458 for detailed operation

ABSOLUTE MAXIMUM RATINGS1, 2, 3

PARAMETER	RATING	UNIT	
Operating temperature under bias	0 to +70 or -40 to +85	°C	
Storage temperature range	-65 to +150	°Ç	
Voltage on EA/V _{PP} pin to V _{SS}	0 to +13.0	٧	
Voltage on any other pin to V _{SS}	-0.5 to +6.5	٧	
Maximum I _{OL} per I/O pin	15	mA	
Power dissipation (based on package heat transfer limitations, not device power consumption)	1.5	W	

NOTES:

- Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.
- This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.
- Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V_{SS} unless otherwise noted.

80C52/80C54/80C58

DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}C$ to +70°C or -40°C to +85°C, $V_{CC} = 5.0V \pm 10\%$; $V_{SS} = 0V$

SYMBOL	PARAMETER	TEST					
	PARAMETER	CONDITIONS	MIN	TYP ¹	MAX	UNIT	
V _{IL}	Input low voltage	4.5V < V _{CC} < 5.5V	-0.5		0.2V _{CC} -0.1	٧	
V _{IH}	Input high voltage (ports 0, 1, 2, 3, EA)		0.2V _{CC} +0.9		V _{CC} +0.5	V	
V _{IH1}	Input high voltage, XTAL1, RST		0.7V _{CC}		V _{CC} +0.5	٧	
V _{OL}	Output low voltage, ports 1, 2, 3 ⁸	$V_{CC} = 4.5V$ $I_{OL} = 1.6 \text{mA}^2$			0.4	٧	
V _{OL1}	Output low voltage, port 0, ALE, PSEN ^{8, 7}	$V_{CC} = 4.5V$ $I_{OL} = 3.2 \text{mA}^2$			0.4	٧	
V _{OH}	Output high voltage, ports 1, 2, 3 3	V _{CC} = 4.5V I _{OH} = -30μA	V _{CC} - 0.7			V	
V _{OH1}	Output high voltage (port 0 in external bus mode), ALE ⁹ , PSEN ³	V _{CC} = 4.5V I _{OH} = -3.2mA	V _{CC} - 0.7			٧	
I _{IL}	Logical 0 input current, ports 1, 2, 3	V _{IN} = 0.4V	-1		-50	μΑ	
I _{TL}	Logical 1-to-0 transition current, ports 1, 2, 36	V _{IN} = 2.0V See note 4			-650	μА	
I _{LI}	Input leakage current, port 0	$0.45 < V_{IN} < V_{CC} - 0.3$			±10	μА	
Icc	Power supply current (see Figure 20): Active mode @ 16MHz ⁵ Idle mode @ 16MHz ⁵ Power-down mode	See note 5 $T_{amb} = 0 \text{ to } +70^{\circ}\text{C}$ $T_{amb} = -40 \text{ to } +85^{\circ}\text{C}$		3	16 4 50 75	mA mA μA μA	
R _{RST}	Internal reset pull-down resistor		40		225	kΩ	
C _{IO}	Pin capacitance ¹⁰ (except EA)			1	15	pF	

1. Typical ratings are not guaranteed. The values listed are at room temperature, 5V.

- Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. IOL can exceed these conditions provided that no single output sinks more than 5mA and no more than two outputs exceed the test conditions.
- 3. Capacitive loading on ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the (VCC-0.7) specification when the address bits are stabilizing.
- Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when VIN is approximately 2V.

See Figures 21 through 24 for I_{CC} test conditions.

Active Mode:

 $I_{CC} = 0.9 \times FREQ + 1.1$; $I_{CC} = 0.18 \times FREQ + 1.0$; See Figure 20.

- 6. This value applies to $T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$. For $T_{amb} = -40^{\circ}C$ to $+85^{\circ}C$, $I_{TL} = -750\mu A$.

 7. Load capacitance for port 0, ALE, and $\overline{PSEN} = 100pF$, load capacitance for all other outputs = 80pF.
- Under steady state (non-transient) conditions, I_{OL} must be externally limited as follows: Maximum I_{OL} per port pin: 15mA (*NOTE: This is 85°C specification.)

Maximum IOL per 8-bit port:

26mA 71mA

Maximum total IOL for all outputs:

If I_{OL} exceeds the test condition, V_{OL} may exceed the related specification. Pins are not guaranteed to sink current greater than the listed

9. ALE is tested to V_{OH1} , except when ALE is off then V_{OH} is the voltage specification.

10. Pin capacitance is characterized but not tested. Pin capacitance is less than 25pF. Pin capacitance of ceramic package is less than 15pF (except EA it is 25pF).

80C52/80C54/80C58

AC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0$ °C to +70°C or -40°C to +85°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V^{1, 2, 3}$

			16MHz	CLOCK	VARIABL	E CLOCK	
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	13	Oscillator frequency Speed versions : E			3.5	16	MHz
t _{lHLL}	13	ALE pulse width	85		2t _{CLCL} -40		ns
t _{AVLL}	13	Address valid to ALE low	22		t _{CLCL} -40		ns
t _{LLAX}	13	Address hold after ALE low	32		t _{CLCL} -30	·	ns
t _{LLIV}	13	ALE low to valid instruction in		150		4t _{CLCL} -100	ns
t _{LLPL}	13	ALE low to PSEN low	32		t _{CLCL} -30		ns
t _{PLPH}	13	PSEN pulse width	142		3t _{CLCL} -45		ns
t _{PLIV}	13	PSEN low to valid instruction in ⁴		82		3t _{CLCL} -105	ns
t _{PXIX}	13	Input instruction hold after PSEN	0		0		ns
t _{PXIZ}	13	Input instruction float after PSEN		37	· · · · · · · · · · · · · · · · · · ·	t _{CLCL} -25	ns
t _{AVIV}	13	Address to valid instruction in ⁴		207		5t _{CLCL} -105	ns
t _{PLAZ}	13	13 PSEN low to address float		10		10	ns
Data Memo	ory						
t _{RLRH}	14, 15	RD pulse width	275		6t _{CLCL} -100	···	ns
twlwh	14, 15	WR pulse width	275		6t _{CLCL} -100	· · · · · · · · · · · · · · · · · · ·	ns
t _{RLDV}	14, 15	RD low to valid data in		147		5t _{CLCL} -165	ns
t _{RHDX}	14, 15	Data hold after RD	0		0	0202	ns
t _{RHDZ}	14, 15	Data float after RD		65	·	2t _{CLCL} -60	ns
tLLDV	14, 15	ALE low to valid data in		350		8t _{CLCL} -150	ns
t _{AVDV}	14, 15	Address to valid data in		397		9t _{CLCL} -165	ns
t _{LLWL}	14, 15	ALE low to RD or WR low	137	239	3t _{CLCL} -50	3t _{CLCL} +50	ns
t _{AVWL}	14, 15	Address valid to WR low or RD low	122		4t _{CLCL} -130		ns
tavwx	14, 15	Data valid to WR transition	13		t _{CLCL} -50		ns
twHQX	14, 15	Data hold after WR	13		t _{CLCL} -50		ns
tavwh	15	Data valid to WR high	287		7t _{CLCL} -150		ns
t _{RLAZ}	14, 15	RD low to address float		0		0	ns
twhLH	14, 15	RD or WR high to ALE high	23	103	t _{CLCL} -40	t _{CLCL} +40	ns
External C	lock		_				<u> </u>
t _{CHCX}	17	High time	20		20	t _{CLCL} -t _{CLCX}	ns
t _{CLCX}	17	Low time	20		20	t _{CLCL} -t _{CHCX}	ns
t _{CLCH}	17	Rise time		20		20	ns
t _{CHCL}	17	Fall time		20		20	ns
Shift Regi	ster		- L		<u>. </u>		<u> </u>
t _{XLXL}	16	Serial port clock cycle time	750		12t _{CLCL}	{	ns
t _{QVXH}	16	Output data setup to clock rising edge	492	1	10t _{CLCL} -133		ns
t _{XHQX}	16	Output data hold after clock rising edge	8		2t _{CLCL} -117		ns
t _{XHDX}	16	Input data hold after clock rising edge	0		0		ns
t _{XHDV}	16	Clock rising edge to input data valid	-	492		10t _{CLCL} -133	ns

Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 Interfacing the 80C52/54/58 to devices with float times up to 45ns is permitted. This limited bus contention will not cause damage to Port 0.

4. See application note AN457 for external memory interfacing.

1996 Aug 16 20

: **3110826 0107497 2TT**

80C52/80C54/80C58

AC ELECTRICAL CHARACTERISTICS

 $T_{amb} = 0^{\circ}C$ to +70°C or -40°C to +85°C, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V^{1, 2, 3}$

	į.		24MHz CLOCK		VARIABLE CLOCK ⁴		33MHz CLOCK		
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
1/t _{CLCL}	13	Oscillator frequency			3.5	33			
		Speed versions : I (24MHz) : N (33MHz)	3.5	24			3.5	33	MHz
t _{LHLL}	13	ALE pulse width	43		2t-, -, -40			33	
	13	Address valid to ALE low	17	 	2t _{CLCL} -40		21		ns
t _{AVLL}	13	Address hold after ALE low	17		t _{CLCL} -25	-	5		ns
	13	ALE low to valid instruction in	17	400	t _{CLCL} -25				ns
t _{LLIV}	13	ALE low to PSEN low	47	102		4t _{CLCL} -65		55	ns
t _{LLPL}	13		17		t _{CLCL} -25		5		ns
t _{PLPH}		PSEN pulse width	80	0.5	3t _{CLCL} -45		45		ns
t _{PLIV}	13	PSEN low to valid instruction in		65		3t _{CLCL} -60		30	ns
t _{PXIX}	13	Input instruction hold after PSEN	0		0		0		ns
t _{PXIZ}	13	Input instruction float after PSEN		17		t _{CLCL} -25		5	ns
t _{AVIV}	13	Address to valid instruction in		128		5t _{CLCL} -80		70	ns
t _{PLAZ}	13	PSEN low to address float		10		10		10	ns
Data Mem			· ·				,		
t _{RLRH}	14, 15	RD pulse width	150		6t _{CLCL} -100		82		ns
twlwH	14, 15	WR pulse width	150		6t _{CLCL} -100		82		ns
t _{RLDV}	14, 15	RD low to valid data in		118		5t _{CLCL} -90		60	ns
t _{RHDX}	14, 15	Data hold after RD	0		0		0		ns
t _{RHDZ}	14, 15	Data float after RD		55		2t _{CLCL} -28		32	ns
tLLDV	14, 15	ALE low to valid data in		. 183		8t _{CLCL} -150	-	90	ns
tavdv	14, 15	Address to valid data in		210		9t _{CLCL} -165		105	ns
tLLWL	14, 15	ALE low to RD or WR low	75	175	3t _{CLCL} -50	3t _{CLCL} +50	40	140	ns
t _{AVWL}	14, 15	Address valid to WR low or RD low	92		4t _{CLCL} -75		45		ns
tovwx	14, 15	Data valid to WR transition	12		t _{CLCL} -30		0		ns
t _{WHQX}	14, 15	Data hold after WR	17		t _{CLCL} -25		5		ns
tavwh	15	Data valid to WR high	162	1	7t _{CLCL} -130		80		ns
t _{RLAZ}	14, 15	RD low to address float		0		0		0	ns
twhLH	14, 15	RD or WR high to ALE high	17	67	t _{CLCL} -25	t _{CLCL} +25	5	55	ns
External C	lock		•				L	L	
t _{CHCX}	17	High time	17		17	tclcl-tclcx		Ţ.	ns
t _{CLCX}	17	Low time	17		17	tclcl-tchcx			ns
t _{CLCH}	17	Rise time		5		5			ns
t _{CHCL}	17	Fall time		5		5			ns
Shift Regi	ster		<u>. </u>		<u> </u>				113
tXLXL	16	Serial port clock cycle time	505	i	12t _{CLCL}		360	I	ns
tQVXH	16	Output data setup to clock rising edge	283	 	10t _{CLCL} -133		167	 	-
txHQX	16	Output data hold after clock rising edge	3	 	2t _{CLCL} -80		107	 	ns
txHDX	16	Input data hold after clock rising edge	0	 	0		<u> </u>		ns
tXHDV	16	Clock rising edge to input data valid	 	283	 	101 100	0	107	ns
IOTES:	1. 10	Glock haing edge to input data valid		_ <u> </u>		10t _{CLCL} -133		167	ns

- Parameters are valid over operating temperature range unless otherwise specified.
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.
 Interfacing the 80C52/54/58 to devices with float times up to 45ns is permitted. This limited bus contention will not cause damage to Port 0
- Variable clock is specified for oscillator frequencies greater than 16MHz to 33MHz. For frequencies equal or less than 16MHz, see 16MHz "AC Electrial Characteristics", page 20.

1996 Aug 16

: 📟 7110826 0107498 136 🗪

80C52/80C54/80C58

EXPLANATION OF THE AC SYMBOLS

Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:

- A Address
- C Clock
- D Input data
- H Logic level high
- I Instruction (program memory contents)
- L Logic level low, or ALE

- P PSEN
- Q Output data
- R RD signal
- t Time
- V Valid
- W- WR signal
- X No longer a valid logic level
- Z Float

Examples: t_{AVLL} = Time for address valid to ALE low. t_{LLPL} =Time for ALE low to PSEN low.




Figure 13. External Program Memory Read Cycle




Figure 14. External Data Memory Read Cycle




Figure 15. External Data Memory Write Cycle




Figure 16. Shift Register Mode Timing




Figure 17. External Clock Drive




Figure 18. AC Testing Input/Output




Figure 19. Float Waveform




Figure 20. I_{CC} vs. FREQ Valid only within frequency specifications of the device under test




Figure 21. I_{CC} Test Condition, Active Mode All other pins are disconnected




Figure 22. I_{CC} Test Condition, Idle Mode All other pins are disconnected




Figure 23. Clock Signal Waveform for I_{CC} Tests in Active and Idle Modes $t_{CLCH} = t_{CHCL} = 5$ ns




Figure 24. I_{CC} Test Condition, Power Down Mode All other pins are disconnected. V_{CC} = 2V to 5.5V

80C52/80C54/80C58

Security Bits

With none of the security bits programmed the code in the program memory can be verified. If the encryption table is programmed, the code will be encrypted when verified. When only security bit 1 (see Table 8) is programmed, MOVC instructions executed from external program memory are disabled from fetching code bytes from the

internal memory, EA is latched on Reset and all further programming of the EPROM is disabled. When security bits 1 and 2 are programmed, in addition to the above, verify mode is disabled.

Encryption Array

64 bytes of encryption array are initially unprogrammed (all 1s).

Table 8. Program Security Bits

PROGRAM LOCK BITS ^{1, 2}		BITS ^{1, 2}	
	SB1	SB2	PROTECTION DESCRIPTION
1	U	U	No Program Security features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.)
2	Р	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is sampled and latched on Reset, and further programming of the EPROM is disabled.

NOTES:

- 1. P programmed. U unprogrammed.
- 2. Any other combination of the security bits is not defined.

80C52 ROM CODE SUBMISSION

When submitting ROM code for the 80C52, the following must be specified:

- 1. 8k byte user ROM data
- 2. 64 byte ROM encryption key
- 3. ROM security bits.

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 1FFFH	DATA	7:0	User ROM Data
2000H to 201FH	KEY	7:0	ROM Encryption Key FFH = no encryption
2020H	SEC	0	ROM Security Bit 1 0 = enable security 1 = disable security
2020H	SEC	1	ROM Security Bit 2 0 = enable security 1 = disable security

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

- 1. External MOVC is disabled, and
- 2. EA is latched on Reset.

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

If the ROM Code file does not include the options, the following information must be included with the ROM code.					
For each of the following, check the appropriate box, and send to Philips along with the code:					
Security Bit #1:	☐ Enabled	□ Disab	led		
Security Bit #2:	☐ Enabled	□ Disat	led		
Encryption:	□ No	□ Yes	If Yes, must send key file.		

80C52/80C54/80C58

80C54 ROM CODE SUBMISSION

When submitting ROM code for the 80C54, the following must be specified:

- 1. 16k byte user ROM data
- 2. 64 byte ROM encryption key
- 3. ROM security bits.

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 3FFFH	DATA	7:0	User ROM Data
4000H to 401FH	KEY	7:0	ROM Encryption Key FFH = no encryption
4020H	SEC	0	ROM Security Bit 1 0 = enable security 1 = disable security
4020H	SEC	1	ROM Security Bit 2 0 = enable security 1 = disable security

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

- 1. External MOVC is disabled, and
- 2. EA is latched on Reset.

Encryption:

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

□ No

For each of the following, check the appropriate box, and send to Philips along with the code: Security Bit #1: Enabled Disabled Disabled	II the How Code life	does not include t	he options, the following information must be included with the ROM code.
	For each of the follow	ring, check the ap	propriate box, and send to Philips along with the code:
Security Bit #2: Enabled Disabled	Security Bit #1:	☐ Enabled	☐ Disabled
	Security Bit #2:	☐ Enabled	☐ Disabled

If Yes, must send key file.

☐ Yes

80C52/80C54/80C58

80C58 ROM CODE SUBMISSION

When submitting ROM code for the 80C58, the following must be specified:

- 1. 32k byte user ROM data
- 2. 64 byte ROM encryption key
- 3. ROM security bits.

If submitting a file, the format is as follows:

ADDRESS	CONTENT	BIT(S)	COMMENT
0000H to 7FFFH	DATA	7:0	User ROM Data
8000H to 801FH	KEY	7:0	ROM Encryption Key FFH = no encryption
8020H	SEC	0	ROM Security Bit 1 0 = enable security 1 = disable security
8020H	SEC	1	ROM Security Bit 2 0 = enable security 1 = disable security

Security Bit 1: When programmed, this bit has two effects on masked ROM parts:

- 1. External MOVC is disabled, and
- 2. EA is latched on Reset.

Security Bit 2: When programmed, this bit inhibits Verify User ROM.

	If the	ROM cod	e file does not include	the options.	the following information	must be included	with the ROM code
--	--------	---------	-------------------------	--------------	---------------------------	------------------	-------------------


For each of the following check the appropriate box and send to Philips along with the code:

Security Bit #1:	☐ Enabled	☐ Disabled
Security Bit #2:	☐ Enabled	☐ Disabled
Encryption:	□ No	☐ Yes If Yes, must send key file.

80C52/80C54/80C58

DIP40: plastic dual in-line package; 40 leads (600 mil)

SOT129-1



0 5 10 mm scale

DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	MH	w	Z ⁽¹⁾ max.
mm	4.7	0.51	4.0	1.70 1.14	0.53 0.38	0.36 0.23	52.50 51.50	14.1 13.7	2.54	15.24	3.60 3.05	15.80 15.24	17.42 15.90	0.254	2.25
inches	0.19	0.020	0.16	0.067 0.045	0.021 0.015	0.014 0.009	2.067 2.028	0.56 0.54	0.10	0.60	0.14 0.12	0.62 0.60	0.69 0.63	0.01	0.089

Note


1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT129-1	051G08	MO-015AJ			92-11-17 95-01-14

80C52/80C54/80C58

PLCC44: plastic leaded chip carrier; 44 leads

SOT187-2



UNIT	А	A ₁ min.	A ₃	A ₄ max.	ъp	b ₁	D ⁽¹⁾	E ⁽¹⁾	е	e _D	еĘ	НD	HE	k	k ₁ max.	Lp	٧	w	у		Z _E ⁽¹⁾ max.	β
mm	4.57 4.19	0.51	0.25	3.05	0.53 0.33	0.81 0.66	16.66 16.51	16.66 16.51	1 27	16.00 14.99					0.51	1.44 1.02	0.18	0.18	0.10	2.16	2.16	4=0
inches	0.180 0.165	0.020	0.01	เกาวเ		0.032 0.026			0.05	0.630 0.590	0.630 0.590	0.695 0.685	0.695 0.685	0.048 0.042	0.020	0.057 0.040	0.007	0.007	0.004	0.085	0.085	45°

Note

1. Plastic or metal protrusions of 0.01 inches maximum per side are not included.

OUTLINE		REFERE	ENCES	EUROPEAN	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT187-2	112E10	MO-047AC			92-11-17 95-02-25