FOR DETAILED INFORMATION SEE THE LATEST ISSUE OF HANDBOOK ICO6 OR DATA SHEET

PHASE-LOCKED-LOOP WITH VCO

FEATURES

- Low power consumption
- Centre frequency of up to 17 MHz (typ.) at $V_{CC} = 4.5 \text{ V}$
- Choice of three phase comparators: EXCLUSIVE-OR; edge-triggered JK flip-flop; edge-triggered RS flip-flop
- **Excellent VCO frequency linearity**
- VCO-inhibit control for ON/OFF keying and for low standby power consumption
- Minimal frequency drift
- Operating power supply voltage VCO section 3.0 to 6.0 V digital section 2.0 to 6.0 V
- Zero voltage offset due to op-amp buffering
- Output capability: standard
- I_{CC} category: MSI

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			нс	нст	ONT
fa	VCO centre frequency	C1 = 40 pF R1 = 3 kΩ VCC = 5 V	19	19	MHz
CI	input capacitance (pin 5)		3.5	3.5	ρF
CPD	power dissipation capacitance per package	notes 1 and 2	24	24	рF

GND = 0 V; T_{amb} = 25 °C

Notes

1. Cpp is used to determine the dynamic power dissipation (Pp in μ W):

$$PD = CPD \times VCC^2 \times f_i + \Sigma (CL \times VCC^2 \times f_0)$$
 where:

f; = input frequency in MHz fo = output frequency in MHz CL = output load capacitance in pF VCC = supply voltage in V

 $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$

2. Applies to the phase comparator section only (VCO disabled). For power dissipation of the VCO and demodulator sections see Figs 22, 23 and 24.

PACKAGE OUTLINES

16-lead DIL; plastic (SOT38Z). 16-lead mini-pack; plastic (SO16; SOT109A).

GENERAL DESCRIPTION

The 74HC/HCT4046A are high-speed Si-gate CMOS devices and are pin compatible with the "4046" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT4046A are phase-lockedloop circuits that comprise a linear voltage-controlled oscillator (VCO) and three different phase comparators (PC1, PC2 and PC3) with a common signal input amplifier and a common comparator input. The signal input can be directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the "4046A" forms a second-order loop PLL. The excellent VCO linearity is achieved by the use of linear op-amp techniques.

(continued on next page)

APPLICATIONS

- FM modulation and demodulation
- Frequency synthesis and multiplication
- Frequency discrimination
- Tone decoding
- Data synchronization and conditioning
- Voltage-to-frequency conversion
- Motor-speed control





