RICOH

Microprocessor Supervisory Circuit

R5108G SERIES

NO. EA-171-080602

OUTLINE

The R5108G Series are CMOS-based μ con supervisory circuit, or high accuracy and ultra low supply current voltage detector with built-in delay and watchdog timer. When the SENSE voltage is down across the threshold, or the watchdog timer does not detect the system clock from the μ con, the reset output is generated. The voltage detector circuit is used for the system reset, etc. The detector threshold is fixed internally, and the tolerance is $\pm 1.0\%$. The released delay time (Power-on Reset Delay) circuit is built-in, and output delay time is adjustable with an external capacitor. When the sense voltage becomes the released voltage, the reset state will be maintained during the delay time. The time out period of the watchdog timer can be also set with an external capacitor. The output type of the reset is selectable, Nch open-drain, or CMOS. There is a function to stop supervising clock by the watchdog timer (INH function). A necessary voltage source can be supervised with SENSE pin. The package is small SSOP-8G.

FEATURES

Built-in a watchdog timer's time out period accuracy


±30%

- Timeout period for watchdog and generating a reset signal can be set by an external capacitor
- Supply current Typ. 11µA
- Operating Voltage 1.5V to 6.0V
- Power-on Reset Delay Time accuracy ±20%
- Power-on reset delay time of the voltage detector can be set with an external capacitor.
- Small Package SSOP-8G (0.65mm pitch)

APPLICATION

• Supervisory circuit for equipment with using microprocessors.

BLOCK DIAGRAMS



SELECTION GUIDE

The selection can be made with designating the part number as shown below:


R5108G<u>xx</u>1x-TR ←part Number

 $\uparrow \uparrow \uparrow \uparrow$

a bcd

| Code | Descriptions |
|------|---|
| а | Designation of Package Type; G: SSOP8G (2.9mmx4.0mm) |
| b | Designation of Detector Threshold Voltage (-VDET) 0.1V stepwise setting is possible in the range from 1.5V to 5.5V |
| C | Designation of the output type of RESETB A: Nch Open-drain C: CMOS Output |
| d | Designation of Taping Type |

PIN CONFIGURATION



SSOP8G (0.65mm pitch)

PIN DESCRIPTION

| Pin No | Symbol | Pin Description | | | |
|--------|--------|--|--|--|--|
| 1 | RESETB | Output Pin for Reset signal of Watchdog timer and Voltage Detector. (Output "L" at detecting Detector Threshold and Watchdog Timer Reset.) | | | |
| 2 | SENSE | Voltage Detector Voltage Sense Pin | | | |
| 3 | CD | External Capacitor Pin for Setting Delay Time of Voltage Detect | | | |
| 4 | GND | Ground Pin | | | |
| 5 | SCK | Clock Input Pin from Microprocessor | | | |
| 6 | INH | Inhibit Pin ("L": Inhibit the watchdog timer) | | | |
| 7 | TW | External Capacitor Pin for Setting Reset and Watchdog Timeout Periods | | | |
| 8 | Vdd | Power supply Pin | | | |

ABSOLUTE MAXIMUM RATINGS

| | т | | | | | |
|---------|-----------------------------|-------------------------------|--------------|------|--|--|
| Symbol | Item | | Rating | Unit | | |
| Vin | Supply Voltage | | -0.3~7.0 | V | | |
| Vcd | | Voltage of C _D Pin | -0.3~VIN+0.3 | V | | |
| Vtw | Output Voltage | Voltage of TW Pin | -0.3~VIN+0.3 | V | | |
| VRESETB | | Voltage of RESETB Pin | -0.3~7.0 | V | | |
| Vsck | | Voltage of SCK Pin | -0.3~7.0 | V | | |
| VINH | Input Voltage | Voltage of INH Pin | -0.3~7.0 | V | | |
| VSENSE | | Voltage of SENSE Pin | -0.3~7.0 | V | | |
| RESETB | Output Current | Current of RESETB Pin | 20 | mA | | |
| PD | Power Dissipation | | 300 | mW | | |
| Topt | Operating Temperature Range | | -40~+105 | °C | | |
| Tstg | Storage Temperate | Storage Temperature Range | | °C | | |

ELECTRICAL CHARACTERISTICS

R5108GxxxA/C Unless otherwise specified, VIN=6.0V, CTW=0.1uF, CD=0.1uF, Rpull-up=100kΩ,Topt=25°C


The number of Bold font applied to the temperature range from -40°C to 105°C


| Symbol | Item | Conditions | Min. | Тур. | Max. | Unit |
|-------------------------------|---|--|-------------------------|------------------|-------------------------|------------|
| VIN | Operating Voltage | | 1.5 | | 6.0 | V |
| lss | Supply Current | V _{IN} =(-VDET)+0.5V Clock Pulse Input | | 11 | 15 | μA |
| | | Voltage Detector | | | | |
| -VDET | Detector Threshold | SENSE pin Threshold | x0.990 x0.972 | | x1.010 x1.015 | V |
| ∆-V _{DET} / ∆Topt | Detector Threshold Temperature Coefficient | -40°C≤Topt≤105°C | | ±100 | | ppm/ °C |
| VHYS | Detector Threshold Hysteresis | | (-VDET) x0.03 | (-VDET) x0.05 | (-VDET)X 0.07 | V |
| tp∟н | Output Delay Time | C₀=0.1µF | 340 | 370 | 467 | ms |
| VINL | Minimum Operating Voltage | RESETB≤0.1V, pull-up=100kΩ | | 0.6 | 0.9 | V |
| | Output Current (RESETB Output pin) | Nch, VDD=1.2V, VDS=0.1V | 0.38 | 0.80 | | mA |
| DOUTP | Output Current (RESETB Output pin) | Nch, V _{DD} =6.0V, V _{DS} =0.5V(R5108GxxxC) | 0.65 | 0.90 | | mA |
| | | Watchdog Timer | | | | |
| Twd | Watchdog Timeout period | CTw=0.1uF | 230 | 310 | 450 | ms |
| Twr | Reset Hold Time of WDT | CTw=0.1uF | 29 | 34 | 48 | ms |
| Vscкн | SCK Input "H" | | VINx0.8 | | 6.0 | V |
| VSCKL | SCK Input "L" | | 0.0 | | VINx0.2 | V |
| VINHH | INH Input "H" | | 1.0 | | 6.0 | V |

| Symbol | Item | Conditions | Min. | Тур. | Max. | Unit |
|--------|------------------------|--|------|------|------|------|
| VINHL | INH Input "L" | | 0.00 | | 0.35 | V |
| RINH | INH pull-up Resistance | | 60 | 110 | 164 | kΩ |
| Тѕскѡ | SCK Input Pulse Width | V _{SCKL} =VINx0.2, VSCKH=VINx0.8 | 500 | | | ns |


*Bold Type is guaranteed by design.

TYPICAL APPLICATIONS






TEST CIRCUIT





(Nch open-drain, RESETB pin is pulled up to VDD.)



OPERATION

- O When the SENSE pin voltage becomes more than the released voltage (+V_{DET}), after the released delay time (or the power on reset time tpLH), the output of RESETB becomes "H" level.
- ⁽²⁾ When the SCK pulse is input, the watchdog timer is cleared, and TW pin mode changes from discharge mode to charge mode. When the TW pin voltage becomes higher than VREFH, the mode will change into discharge, and next watchdog time count starts.
- ③ Unless the SCK pulse is input, WDT will not be cleared, and during the charging period of TW pin, RESETB="L".
- ④ When the SENSE pin becomes lower than the detector threshold voltage, RESETB outputs "L".

⑤ If "L" signal is input to the INH pin, the RESETB outputs "H", regardless the SCK clock state.

[®] When the signal to the INH pin is set from "L" to "H", the watchdog starts supervising the system clock.

* Watchdog Timeout period/Reset hold time

The watchdog timeout period and reset hold time can be set with an external capacitor to TW pin.

The next equations describe the relation between the watchdog timeout period and the external capacitor value, or the reset hold time and the external capacitor value.

t_{WD(s)} = 3.1*10⁶× C (F)

tWR(s)=tWD/9

The watchdog timer (WDT) timeout period is determined with the discharge time of the external capacitor.

During the watchdog timeout period, if the clock pulse from the system is detected, WDT is cleared and the capacitor is charged. When the charge of the capacitor completes, another watchdog timeout period starts again. During the watchdog timeout period, if the clock pulse from the system is not detected, during the next reset hold time RESETB pin outputs "L".

After starting the watchdog timeout period, (just after from the discharge of the external capacitor) even if the clock pulse is input during the time period "TWDI", the clock pulse is ignored.

TWDI[s]=TWD/10

Released Delay Time (Power-on Reset delay time)

The released delay time can be set with an external capacitor connected to the CD pin. The next equation describes the relation between the capacitance value and the released delay time (tpLH).

 $tpLH(s)=3.7\times10^6\times C(F)$

Note that the temperature dependence graph in the typical characteristics does not contain the temperature characteristics of the external capacitor.

Minimum Operating Voltage (VINL)

We specified the minimum operating voltage as the minimum input voltage in which the condition of RESETB pin being 0.1V or lower than 0.1V. (Herein, pull-up resistance is set as $100k\Omega$ in the case of the Nch open-drain output type.

Inhibit (INH) Function

If INH pin is set at "L", the watchdog timer stops monitoring the clock, and the RESETB output will be dominant by the voltage detector's operation. Therefore, if the SENSE pin voltage is set at more than the detector threshold level, RESETB outputs "H" regardless the clock pulse. INH pin is pulled up with a resistor (TYP. $110k\Omega$) internally.

SENSE Function


Built-in Voltage detector monitors the input voltage for SENSE pin. To obtain the normal detector threshold, Vin≥1.5V must be secured.

RESETB Output

RESETB pin's output type is selectable either the Nch open-drain output or CMOS output. If the Nch open-drain type output is selected, the RESETB pin is pulled up with an external resistor to an appropriate voltage source.


Clock Pulse Input

Built-in watchdog timer is cleared with the SCK clock pulse within the watchdog timeout period.



APPLICATION NOTES


If a resistor is connected to the VDD pin, the operation might be unstable with the supply current of IC itself.





Connection examples affected by the conduction current


TYPICAL CHARACTERISTICS


1) Supply Current vs. Input Voltage
















R510xN271A/C, R510xG271A/C

















5) Nch Driver Output Current vs. VDs Topt=25°C


6) Nch Driver Output Current vs. VDD

















8) Released Delay Time vs. Input Voltage




10) Detector Output Delay Time vs. Temperature




9) Released Delay Time vs. Temperature R510xN, R510xG



11) WDT Reset Timer vs. Temperature



12) WDT Timeout Period vs. Temperature



14) WDT Timeout Period vs. Input Voltage

