DRAM

16 MEG x 1 DRAM

5.0V FAST PAGE MODE

FEATURES

- Industry-standard x1 pinout, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single power supply: +5V ±10%
- Low power, 4mW standby; 200mW active, typical
- · All inputs, outputs and clocks are TTL-compatible
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR) and HIDDEN
- 4,096-cycle refresh distributed across 64ms

OPTIONS	MARKING
Timing	
60ns access	-6
70ns access	-7
• Packages	
Plastic SOJ (300 mil)	DJ

Part Number Example: MT4C16M1A1DJ-6

GENERAL DESCRIPTION

The MT4C16M1A1 is a randomly accessed solid-state memory containing 16,777,216 bits organized in a x1 configuration. During READ and WRITE cycles, each bit is uniquely addressed through the 24 address bits, which are entered 12 bits (A0-A11) at a time. RAS is used to latch the first 12 bits and CAS the latter 12 bits. READ and WRITE cycles are selected with the WE input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of WE or CAS, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin remains open (High-Z) until the next CAS cycle. If WE goes LOW after data reaches the output pin, data-out (Q) is activated and retains the selected cell data as long as CAS remains LOW (regardless of WE or RAS). This late WE pulse results in a READ WRITE cycle.

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A11) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by RAS followed by a column-address strobed-in by CAS. CAS may be toggled-in by holding RAS LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning RAS HIGH terminates the FAST PAGE MODE operation.


PIN ASSIGNMENT (Top View)

24/26-Pin SOJ (DC-2)

Vcc 🛭	1	26	þ	Vss
D	2	25		Q
NC [3	24	þ	NC
WE [4	23	þ	CAS
RAS [5	22	Ь	NC
A11 [6	21	Ь	Α9
A10 [8	19	Ь	8A
A0 [9	18	Ь	Α7
A1 🗆	10	17	Ь	A6
A2 [11	16	Ь	A5
A3 🗆	12	15	Ь	Α4
Vcc [13	14	Ь	Vss
	L			

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE) or \overline{RAS} REFRESH cycle (\overline{RAS} ONLY, CBR, or HIDDEN) so that all 4,096 combinations of RAS addresses (A0-A11) are executed at least every 64ms, regardless of sequence. The CBR REFRESH cycle will invoke the internal refresh counter for automatic RAS addressing.

FUNCTIONAL BLOCK DIAGRAM FAST PAGE MODE



*NOTE: 1. If WE goes LOW prior to CAS going LOW, EW detection circuit output is a HIGH (EARLY WRITE).

2. If CAS goes LOW prior to WE going LOW, EW detection circuit output is a LOW (LATE WRITE).

TRUTH TABLE

			•	·	ADDRESSES		DA	TA
FUNCTION		RAS	CAS	WE	^t R	tC.	D (Data-In)	Q (Data-Out)
Standby		Н	H→X	Х	Х	Х	"don't care"	High-Z
READ	·	L	L	н	ROW	COL	"don't care"	Data-Out
EARLY WRITE		L	L	L	ROW	COL	Data-In	High-Z
READ WRITE		L	L	H→L	ROW	COL	Data-In	Data-Out
FAST-PAGE-MODE	1st Cycle	L	H→L	Н	ROW	COL	"don't care"	Data-Out
READ	2nd Cycle	L	H→L	Н	n/a	COL	"don't care"	Data-Out
FAST-PAGE-MODE	1st Cycle	L	H→L	L	ROW	COL	Data-In	High-Z
EARLY-WRITE	2nd Cycle	L	H→L	L	n/a	COL	Data-In	High-Z
FAST-PAGE-MODE	1st Cycle	L	H→L	H→L	ROW	COL	Data-In	Data-Out
READ-WRITE	2nd Cycle	L	H→L	H→L	n/a	COL	Data-In	Data-Out
RAS ONLY REFRESH		L	Н	Х	ROW	n/a	"don't care"	High-Z
HIDDEN	READ	L→H→L	L	Н	ROW	COL	"don't care"	Data-Out
REFRESH	WRITE	L→H→L	L	L	ROW	COL	Data-In	High-Z
CBR REFRESH		H→L	L	Н	Х	Х	"don't care"	High-Z

MT4C16M1A1 16 MEG x 1 DRAM

ABSOLUTE MAXIMUM RATINGS*

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) ($Vcc = +5V \pm 10\%$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	٧	
Input High (Logic 1) Voltage, all inputs	ViH	2.4	Vcc+1	٧	
Input Low (Logic 0) Voltage, all inputs	VIL	-1.0	0.8	٧	
INPUT LEAKAGE CURRENT Any input $0V \le V_{IN} \le 6.5V$ (All other pins not under test = $0V$)	lı .	-2	2	μА	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ Vouт ≤ 5.5V)	loz	-10	10	μΑ	
OUTPUT LEVELS Output High Voltage (Iout = -5mA)	Vон	2.4		٧	
Output Low Voltage (Iout = 4.2mA)	Vol		0.4	V	

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (Vcc = $+5V \pm 10\%$)

		M	AX		
PARAMETER/CONDITION	SYMBOL	-6	-7	UNITS	NOTES
STANDBY CURRENT: (TTL) (RAS = CAS = VIH)	lcc1	2	2	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Other Inputs = Vcc -0.2V)	Icc2	1	1	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: ¹RC = ¹RC [MIN])	lcc3	90	80	mA	3, 4, 26
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = VIL, CAS, Address Cycling: ^t PC = ^t PC [MIN])	Icc4	70	60	mA	3, 4, 26
REFRESH CURRENT: RAS ONLY Average power supply current (RAS Cycling, CAS = Vin: 'RC = 'RC [MIN])	lccs	90	80	mA	3, 26
REFRESH CURRENT: CBR Average power supply current (RAS, CAS, Address Cycling: [†] RC = [†] RC [MIN])	Icce	90	80	mA	3, 5

MAV



CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A11, D	C _I 1	5	рF	2
Input Capacitance: RAS, CAS, WE	Cı2	7	pF	2
Output Capacitance: Q	Со	7	рF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (Vcc = $+5V \pm 10\%$)

AC CHARACTERISTICS		-6 -7		-7			
PARAMETER	SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	tRC	110		130		ns	
READ WRITE cycle time	^t RWC	130		155		ns	
FAST-PAGE-MODE READ or WRITE cycle time	^t PC	35		40	_	ns	
FAST-PAGE-MODE READ-WRITE cycle time	^t PRWC	60		70		ns	
Access time from RAS	^t RAC		60		70	ns	14
Access time from CAS	^t CAC		15		20	ns	15
Access time from column-address	^t AA		30		35	ns	
Access time from CAS precharge	^t CPA		35		40	ns	
RAS pulse width	¹RAS	60	100,000	70	100,000	ns	
RAS pulse width (FAST PAGE MODE)	†RASP	60	100,000	70	100,000	ns	•
RAS hold time	^t RSH	15		20		ns	-
RAS precharge time	^t RP	40		50		ns	
CAS pulse width	¹CAS	15	100,000	20	100,000	ns	
CAS hold time	¹ CSH	60	'	70		ns	
CAS precharge time	^t CPN	10		10		ns	16
CAS precharge time (FAST PAGE MODE)	^t CP	10		10		ns	
RAS to CAS delay time	¹RCD	20	45	20	50	ns	17
CAS to RAS precharge time	^t CRP	5		5		ns	
Row-address setup time	tASR	0		0		ns	
Row-address hold time	^t RAH	10		10		ns	
RAS to column-address delay time	^t RAD	15	30	15	35	ns	18
Column-address setup time	tASC	0		0		ns	
Column-address hold time	^t CAH	10		15		ns	
Column-address hold time (referenced to RAS)	t _{AR}	50		55		ns	
Column-address to RAS lead time	^t RAL	30		35		ns	
Read command setup time	tRCS	0		0		ns	
Read command hold time (referenced to CAS)	^t RCH	0		0		ns	19
Read command hold time (referenced to RAS)	†RRH	0		0		ns	19
CAS to output in Low-Z	^t CLZ	3		3		ns	25
Output buffer turn-off delay	^t OFF	3	15	3	20	ns	20, 25
WE command setup time	¹Wcs	0		0		ns	21



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($Vcc = +5V \pm 10\%$)

AC CHARACTERISTICS		-6 -7		7			
PARAMETER	SYM	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command hold time	†WCH	10		15		ns	
Write command hold time (referenced to RAS)	tWCR	45		55		ns	
Write command pulse width	†WP	10		15		ns	
Write command to RAS lead time	^t RWL	15		20	<u> </u>	ns	
Write command to CAS lead time	tCWL	15		20		ns	
Data-in setup time	t _{DS}	0		0		ns	22
Data-in hold time	^t DH	10		15		ns	22
Data-in hold time (referenced to RAS)	†DHR	45		55		ns	
RAS to WE delay time	^t RWD	60		70		ns	21_
Column-address to WE delay time	^t AWD	30		35		ns	21
CAS to WE delay time	^t CWD	15		20		ns	21
Transition time (rise or fall)	ŀΤ	3	50	3	50	ns	9, 10
Refresh period (4,096 cycles)	†REF		64		64	ms	
RAS to CAS precharge time	^t RPC	0		0		ns	
CAS setup time (CBR REFRESH)	^t CSR	5		5		ns	5
CAS hold time (CBR REFRESH)	^t CHR	15		15		ns	5
WE hold time (CBR REFRESH)	†WRH	10		10		ns	24
WE setup time (CBR REFRESH)	†WRP	10		10		ns	24
WE hold time (WCBR test cycle)	tWTH	10		10		ns	24
WE setup time (WCBR test cycle)	¹WTS	10		10		ns	24

MICHON

MT4C16M1A1 16 MEG x 1 DRAM


DRAN

NOTES


- 1. All voltages referenced to Vss.
- 2. This parameter is sampled. Vcc = $5V \pm 10\%$; f = 1 MHz.
- 3. Icc is dependent on cycle rates.
- Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
- 5. Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- 7. An initial pause of 100µs is required after power-up followed by eight RAS refresh cycles (RAS ONLY or CBR with WE HIGH) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the ^tREF refresh requirement is exceeded.
- 8. AC characteristics assume ^tT = 5ns.
- VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH).
- In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 11. If $\overline{CAS} = V_{IH}$, data output is High-Z.
- 12. If \overline{CAS} = VIL, data output may contain data from the last valid READ cycle.
- Measured with a load equivalent to two TTL gates and 100pF.
- 14. Assumes that ^tRCD < ^tRCD (MAX). If ^tRCD is greater than the maximum recommended value shown in this table, ^tRAC will increase by the amount that ^tRCD exceeds the value shown.
- 15. Assumes that ${}^{t}RCD \ge {}^{t}RCD$ (MAX).
- 16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, CAS must be pulsed HIGH for ^tCPN.
- 17. Operation within the ^tRCD (MAX) limit ensures that ^tRAC (MAX) can be met. ^tRCD (MAX) is specified as

- a reference point only; if ^tRCD is greater than the specified ^tRCD (MAX) limit, then access time is controlled exclusively by ^tCAC.
- 18. Operation within the ^tRAD (MAX) limit ensures that ^tRAC (MIN) and ^tCAC (MIN) can be met. ^tRAD (MAX) is specified as a reference point only; if ^tRAD is greater than the specified ^tRAD (MAX) limit, then access time is controlled exclusively by ^tAA.
- 19. Either ^tRCH or ^tRRH must be satisfied for a READ cycle.
- 20. OFF (MAX) defines the time at which the output achieves the open circuit condition, and is not referenced to VOH or VOL.
- 21. ^tWCS, ^tRWD, ^tAWD and ^tCWD are restrictive operating parameters in LATE WRITE, READ WRITE and READ-MODIFY-WRITE cycles only. If ^tWCS ≥ ^tWCS (MIN), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If ^tRWD ≥ ^tRWD (MIN), ^tAWD ≥ ^tAWD (MIN) and ^tCWD ≥ ^tCWD (MIN), the cycle is a READ WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the cycle is a LATE WRITE and the state of data-out is indeterminate (at access time and until CAS goes back to VIH).
- These parameters are referenced to CAS leading edge in EARLY WRITE cycles and WE leading edge in LATE WRITE or READ WRITE cycles.
- 23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, WE = LOW.
- 24. 'WTS and 'WTH are set up and hold specifications for the WE pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of 'WRP and 'WRH in the CBR REFRESH cycle.
- 25. The 3ns minimum is a parameter guaranteed by design.
- 26. Column-address changed once each cycle.


READ CYCLE




EARLY WRITE CYCLE



READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE







FAST-PAGE-MODE EARLY-WRITE CYCLE




FAST-PAGE-MODE READ-WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE CYCLES)



RAS ONLY REFRESH CYCLE (ADDR = A0-A11; WE = DON'T CARE)



FAST-PAGE-MODE READ-EARLY-WRITE CYCLE (Pseudo READ-MODIFY-WRITE)




NOTE: 1. Do not drive data prior to tristate: ¹CPP(MIN) or ¹CP(whichever is greater) + ¹DS(MIN) + any guardband between data-out and driving the bus with the new data-in.

2. Assumes D and Q are tied together.



CBR REFRESH CYCLE (A0-A11 = DON'T CARE)



HIDDEN REFRESH CYCLE 23

(WE = HIGH)

