

# DRAM

# 16 MEG x 1 DRAM

**5.0V FAST PAGE MODE**

## FEATURES

- Industry-standard x1 pinout, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single power supply: +5V  $\pm 10\%$
- Low power, 4mW standby; 200mW active, typical
- All inputs, outputs and clocks are TTL-compatible
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR) and HIDDEN
- 4,096-cycle refresh distributed across 64ms

## OPTIONS

- Timing  
60ns access -6  
70ns access -7
- Packages  
Plastic SOJ (300 mil) DJ
- Part Number Example: MT4C16M1A1DJ-6

## MARKING

## GENERAL DESCRIPTION

The MT4C16M1A1 is a randomly accessed solid-state memory containing 16,777,216 bits organized in a x1 configuration. During READ and WRITE cycles, each bit is uniquely addressed through the 24 address bits, which are entered 12 bits (A0-A11) at a time.  $\overline{\text{RAS}}$  is used to latch the first 12 bits and  $\overline{\text{CAS}}$  the latter 12 bits. READ and WRITE cycles are selected with the  $\overline{\text{WE}}$  input. A logic HIGH on  $\overline{\text{WE}}$  dictates READ mode while a logic LOW on  $\overline{\text{WE}}$  dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of  $\overline{\text{WE}}$  or  $\overline{\text{CAS}}$ , whichever occurs last. If  $\overline{\text{WE}}$  goes LOW prior to  $\overline{\text{CAS}}$  going LOW, the output pin remains open (High-Z) until the next  $\overline{\text{CAS}}$  cycle. If  $\overline{\text{WE}}$  goes LOW after data reaches the output pin, data-out (Q) is activated and retains the selected cell data as long as  $\overline{\text{CAS}}$  remains LOW (regardless of  $\overline{\text{WE}}$  or  $\overline{\text{RAS}}$ ). This late  $\overline{\text{WE}}$  pulse results in a READ WRITE cycle.

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A11) page boundary. The FAST PAGE MODE cycle is always initiated with a row-address strobed-in by  $\overline{\text{RAS}}$  followed by a column-address strobed-in by  $\overline{\text{CAS}}$ .  $\overline{\text{CAS}}$  may be toggled-in by holding  $\overline{\text{RAS}}$  LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning  $\overline{\text{RAS}}$  HIGH terminates the FAST PAGE MODE operation.


## PIN ASSIGNMENT (Top View)

### 24/26-Pin SOJ (DC-2)

Vcc	1	26	Vss
D	2	25	Q
NC	3	24	NC
$\overline{\text{WE}}$	4	23	$\overline{\text{CAS}}$
$\overline{\text{RAS}}$	5	22	NC
A11	6	21	A9
A10	8	19	A8
A0	9	18	A7
A1	10	17	A6
A2	11	16	A5
A3	12	15	A4
Vcc	13	14	Vss

Returning  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the  $\overline{\text{RAS}}$  HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any  $\overline{\text{RAS}}$  cycle (READ, WRITE) or  $\overline{\text{RAS}}$  REFRESH cycle ( $\overline{\text{RAS}}$  ONLY, CBR, or HIDDEN) so that all 4,096 combinations of  $\overline{\text{RAS}}$  addresses (A0-A11) are executed at least every 64ms, regardless of sequence. The CBR REFRESH cycle will invoke the internal refresh counter for automatic  $\overline{\text{RAS}}$  addressing.

FUNCTIONAL BLOCK DIAGRAM  
FAST PAGE MODE



- \*NOTE:** 1. If  $\overline{WE}$  goes LOW prior to  $\overline{CAS}$  going LOW, EW detection circuit output is a HIGH (EARLY WRITE).  
 2. If  $\overline{CAS}$  goes LOW prior to  $\overline{WE}$  going LOW, EW detection circuit output is a LOW (LATE WRITE).

TRUTH TABLE

FUNCTION		RAS	CAS	WE	ADDRESSES		DATA	
					'R	'C	D (Data-In)	Q (Data-Out)
Standby		H	H→X	X	X	X	"don't care"	High-Z
READ		L	L	H	ROW	COL	"don't care"	Data-Out
EARLY WRITE		L	L	L	ROW	COL	Data-In	High-Z
READ WRITE		L	L	H→L	ROW	COL	Data-In	Data-Out
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	ROW	COL	"don't care"	Data-Out
	2nd Cycle	L	H→L	H	n/a	COL	"don't care"	Data-Out
FAST-PAGE-MODE EARLY-WRITE	1st Cycle	L	H→L	L	ROW	COL	Data-In	High-Z
	2nd Cycle	L	H→L	L	n/a	COL	Data-In	High-Z
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	ROW	COL	Data-In	Data-Out
	2nd Cycle	L	H→L	H→L	n/a	COL	Data-In	Data-Out
RAS ONLY REFRESH		L	H	X	ROW	n/a	"don't care"	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	"don't care"	Data-Out
	WRITE	L→H→L	L	L	ROW	COL	Data-In	High-Z
CBR REFRESH		H→L	L	H	X	X	"don't care"	High-Z

## ABSOLUTE MAXIMUM RATINGS\*

Voltage on Any Pin Relative to V <sub>SS</sub> (5V) .....	-1V to +7V
Operating Temperature, T <sub>A</sub> (ambient) .....	0°C to +70°C
Storage Temperature (plastic) .....	-55°C to +150°C
Power Dissipation .....	1W
Short Circuit Output Current .....	50mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (V<sub>CC</sub> = +5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V <sub>IH</sub>	2.4	V <sub>CC</sub> +1	V	
Input Low (Logic 0) Voltage, all inputs	V <sub>IL</sub>	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V <sub>IN</sub> ≤ 6.5V (All other pins not under test = 0V)	I <sub>I</sub>	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V <sub>OUT</sub> ≤ 5.5V)	I <sub>OZ</sub>	-10	10	μA	
OUTPUT LEVELS	V <sub>OH</sub>	2.4		V	
Output High Voltage (I <sub>OUT</sub> = -5mA)					
Output Low Voltage (I <sub>OUT</sub> = 4.2mA)	V <sub>OL</sub>		0.4	V	

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (V<sub>CC</sub> = +5V ±10%)

PARAMETER/CONDITION	SYMBOL	MAX		UNITS	NOTES
		-6	-7		
STANDBY CURRENT: (TTL) (R <sub>AS</sub> = $\overline{\text{CAS}}$ = V <sub>IH</sub> )	I <sub>CC1</sub>	2	2	mA	
STANDBY CURRENT: (CMOS) (R <sub>AS</sub> = $\overline{\text{CAS}}$ = Other Inputs = V <sub>CC</sub> -0.2V)	I <sub>CC2</sub>	1	1	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (R <sub>AS</sub> , $\overline{\text{CAS}}$ , Address Cycling: $^1\text{RC}$ = $^1\text{RC}$ [MIN])	I <sub>CC3</sub>	90	80	mA	3, 4, 26
OPERATING CURRENT: FAST PAGE MODE Average power supply current (R <sub>AS</sub> = V <sub>IL</sub> , $\overline{\text{CAS}}$ , Address Cycling: $^1\text{PC}$ = $^1\text{PC}$ [MIN])	I <sub>CC4</sub>	70	60	mA	3, 4, 26
REFRESH CURRENT: $\overline{\text{RAS}}$ ONLY Average power supply current ( $\overline{\text{RAS}}$ Cycling, $\overline{\text{CAS}}$ = V <sub>IH</sub> : $^1\text{RC}$ = $^1\text{RC}$ [MIN])	I <sub>CC5</sub>	90	80	mA	3, 26
REFRESH CURRENT: CBR Average power supply current ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , Address Cycling: $^1\text{RC}$ = $^1\text{RC}$ [MIN])	I <sub>CC6</sub>	90	80	mA	3, 5

## CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A11, D	C <sub>I1</sub>	5	pF	2
Input Capacitance: RAS, CAS, WE	C <sub>I2</sub>	7	pF	2
Output Capacitance: Q	C <sub>O</sub>	7	pF	2

## ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V<sub>CC</sub> = +5V ±10%)


AC CHARACTERISTICS		-6		-7		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	<sup>1</sup> RC	110		130		ns	
READ WRITE cycle time	<sup>1</sup> RWC	130		155		ns	
FAST-PAGE-MODE READ or WRITE cycle time	<sup>1</sup> PC	35		40		ns	
FAST-PAGE-MODE READ-WRITE cycle time	<sup>1</sup> PRWC	60		70		ns	
Access time from RAS	<sup>1</sup> RAC		60		70	ns	14
Access time from CAS	<sup>1</sup> CAC		15		20	ns	15
Access time from column-address	<sup>1</sup> AA		30		35	ns	
Access time from CAS precharge	<sup>1</sup> CPA		35		40	ns	
RAS pulse width	<sup>1</sup> RAS	60	100,000	70	100,000	ns	
RAS pulse width (FAST PAGE MODE)	<sup>1</sup> RASP	60	100,000	70	100,000	ns	
RAS hold time	<sup>1</sup> RSH	15		20		ns	
RAS precharge time	<sup>1</sup> RP	40		50		ns	
CAS pulse width	<sup>1</sup> CAS	15	100,000	20	100,000	ns	
CAS hold time	<sup>1</sup> CSH	60		70		ns	
CAS precharge time	<sup>1</sup> CPN	10		10		ns	16
CAS precharge time (FAST PAGE MODE)	<sup>1</sup> CP	10		10		ns	
RAS to CAS delay time	<sup>1</sup> RCD	20	45	20	50	ns	17
CAS to RAS precharge time	<sup>1</sup> CRP	5		5		ns	
Row-address setup time	<sup>1</sup> ASR	0		0		ns	
Row-address hold time	<sup>1</sup> RAH	10		10		ns	
RAS to column-address delay time	<sup>1</sup> RAD	15	30	15	35	ns	18
Column-address setup time	<sup>1</sup> ASC	0		0		ns	
Column-address hold time	<sup>1</sup> CAH	10		15		ns	
Column-address hold time (referenced to RAS)	<sup>1</sup> AR	50		55		ns	
Column-address to RAS lead time	<sup>1</sup> RAL	30		35		ns	
Read command setup time	<sup>1</sup> RCS	0		0		ns	
Read command hold time (referenced to CAS)	<sup>1</sup> RCH	0		0		ns	19
Read command hold time (referenced to RAS)	<sup>1</sup> RRH	0		0		ns	19
CAS to output in Low-Z	<sup>1</sup> CLZ	3		3		ns	25
Output buffer turn-off delay	<sup>1</sup> OFF	3	15	3	20	ns	20, 25
WE command setup time	<sup>1</sup> WCS	0		0		ns	21




## NOTES

1. All voltages referenced to Vss.
2. This parameter is sampled.  $V_{CC} = 5V \pm 10\%$ ;  $f = 1 \text{ MHz}$ .
3.  $I_{CC}$  is dependent on cycle rates.
4.  $I_{CC}$  is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ ) is assured.
7. An initial pause of  $100\mu\text{s}$  is required after power-up followed by eight  $\overline{\text{RAS}}$  refresh cycles ( $\overline{\text{RAS}}$  ONLY or CBR with  $\overline{\text{WE}}$  HIGH) before proper device operation is assured. The eight  $\overline{\text{RAS}}$  cycle wake-ups should be repeated any time the  $\overline{\text{REF}}$  refresh requirement is exceeded.
8. AC characteristics assume  $t_T = 5\text{ns}$ .
9.  $V_{IH}$  (MIN) and  $V_{IL}$  (MAX) are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ).
10. In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
11. If  $\overline{\text{CAS}} = V_{IH}$ , data output is High-Z.
12. If  $\overline{\text{CAS}} = V_{IL}$ , data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and  $100\text{pF}$ .
14. Assumes that  $t_{\text{RCD}} < t_{\text{RCD}}(\text{MAX})$ . If  $t_{\text{RCD}}$  is greater than the maximum recommended value shown in this table,  $t_{\text{RAC}}$  will increase by the amount that  $t_{\text{RCD}}$  exceeds the value shown.
15. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX})$ .
16. If  $\overline{\text{CAS}}$  is LOW at the falling edge of  $\overline{\text{RAS}}$ , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer,  $\overline{\text{CAS}}$  must be pulsed HIGH for  $t_{\text{CPN}}$ .
17. Operation within the  $t_{\text{RCD}}(\text{MAX})$  limit ensures that  $t_{\text{RAC}}(\text{MAX})$  can be met.  $t_{\text{RCD}}(\text{MAX})$  is specified as a reference point only; if  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}(\text{MAX})$  limit, then access time is controlled exclusively by  $t_{\text{CAC}}$ .
18. Operation within the  $t_{\text{RAD}}(\text{MAX})$  limit ensures that  $t_{\text{RAC}}(\text{MIN})$  and  $t_{\text{CAC}}(\text{MIN})$  can be met.  $t_{\text{RAD}}(\text{MAX})$  is specified as a reference point only; if  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}(\text{MAX})$  limit, then access time is controlled exclusively by  $t_{\text{AA}}$ .
19. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a READ cycle.
20.  $t_{\text{OFF}}(\text{MAX})$  defines the time at which the output achieves the open circuit condition, and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
21.  $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{AWD}}$  and  $t_{\text{CWD}}$  are restrictive operating parameters in LATE WRITE, READ WRITE and READ-MODIFY-WRITE cycles only. If  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{MIN})$ , the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If  $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{MIN})$ ,  $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{MIN})$  and  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{MIN})$ , the cycle is a READ WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the cycle is a LATE WRITE and the state of data-out is indeterminate (at access time and until  $\overline{\text{CAS}}$  goes back to  $V_{IH}$ ).
22. These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in EARLY WRITE cycles and  $\overline{\text{WE}}$  leading edge in LATE WRITE or READ WRITE cycles.
23. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case,  $\overline{\text{WE}} = \text{LOW}$ .
24.  $t_{\text{WTS}}$  and  $t_{\text{WTH}}$  are set up and hold specifications for the  $\overline{\text{WE}}$  pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of  $t_{\text{WRP}}$  and  $t_{\text{WRH}}$  in the CBR REFRESH cycle.
25. The 3ns minimum is a parameter guaranteed by design.
26. Column-address changed once each cycle.

# **READ CYCLE**




# **EARLY WRITE CYCLE**




**DON'T CARE**  
**UNDEFINED**

# **READ WRITE CYCLE** (LATE WRITE and READ-MODIFY-WRITE CYCLES)




## **FAST-PAGE-MODE READ CYCLE**




DON'T CARE  
 UNDEFINED




### FAST-PAGE-MODE EARLY-WRITE CYCLE




### FAST-PAGE-MODE READ-WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE CYCLES)



**$\overline{\text{RAS}}$  ONLY REFRESH CYCLE**  
(ADDR = A0-A11;  $\overline{\text{WE}}$  = DON'T CARE)




### FAST-PAGE-MODE READ-EARLY-WRITE CYCLE (Pseudo READ-MODIFY-WRITE)




- NOTE:**
1. Do not drive data prior to tristate:  $t_{\text{CPP(MIN)}}$  or  $t_{\text{CP(whichever is greater)}}$  +  $t_{\text{DS(MIN)}}$  + any guardband between data-out and driving the bus with the new data-in.
  2. Assumes D and Q are tied together.

**CBR REFRESH CYCLE**  
(A0-A11 = DON'T CARE)



**HIDDEN REFRESH CYCLE<sup>23</sup>**  
( $\overline{WE}$  = HIGH)



ADVANCE

**MICRON**  
SEMICONDUCTOR

**MT4C16M1A1**  
**16 MEG x 1 DRAM**

**NEW**  
**DRAM**