MC1495L MC1595L

WIDEBAND MONOLITHIC FOUR-QUADRANT MULTIPLIER


designed for uses where the output is a linear product of two input voltages. Maximum versatility is assured by allowing the user to select the level shift method. Typical applications include: multiply, divide*, square root*, mean square*, phase detector, frequency doubler, balanced modulator/demodulator, electronic gain control.


*When used with an operational amplifier.


- Wide Bandwidth
- Excellent Linearity 1% max Error on X-Input, 2% max Error on Y-Input — MC1595L
- Excellent Linearity 2% max Error on X-Input, 4% max Error on Y-Input — MC1495L
- Adjustable Scale Factor, K
- Excellent Temperature Stability
- Wide Input Voltage Range ± 10 Volts
- ± 15 Volt Operation

LINEAR FOUR-QUADRANT MULTIPLIER

SILICON MONOLITHIC INTEGRATED CIRCUIT







MC1495L, MC1595L

ELECTRICAL CHARACTERISTICS (V $^+$ = +32 V, V $^-$ = -15 V, T_A = +25°C, I₃ = I₁₃ = 1.0 mA, R_X = R_Y = 15 k Ω , R_L = 11 k Ω unless otherwise noted)

Characteristic	-	Figure	Symbol	Min	Тур	Max	Unit
Linearity: Output Error in Percent of Full Scale:		5					%
$T_A = +25^{\circ}C$ -10 < V _X < +10 (V _Y = ±10 V)	MC1495		Env		+10	± 2.0	
10 < 4X < +10 (44 = ±10 4)	MC1595		ERX	_	± 1.0 ± 0.5	± 1.0	
$-10 < V_Y < +10 (V_X = \pm 10 V)$	MC1495		ERY	_	± 2.0	± 4.0	
1	MC1595		~n'	_	± 1.0	± 2.0	
$T_A = 0 \text{ to } +70^{\circ}\text{C}$	MC1495						
$-10 < V_X < +10 (V_Y = \pm 10 V)$			ERX	_	± 1.5	_	
$-10 < V_Y < +10 (V_X = +10 V)$			ERY	_	± 3.0	_	
$T_A = -55^{\circ}C \text{ to } + 125^{\circ}C$	MC1595	1	1 1				
$-10 < V_X < +10 (V_Y = \pm 10 V)$			ERX	_	± 0.75	_	
$-10 < V_Y < +10 (V_X = \pm 10 V)$			ERY	_	± 1.5	_	
Squaring Mode Error: Accuracy in Percent of Full Scale After		5	Esa				%
Offset and Scale Factor Adjustment			1				
$T_A = +25^{\circ}C$	MC1495		1 }	_	±0.75	_	
	MC1595	1		_	± 0.5		
$T_A = 0 \text{ to } +70^{\circ}C$	MC1495	1		_	± 1.0	_	
$T_A \approx -55^{\circ}C \text{ to } + 125^{\circ}C$	MC1595	1		_	±0.75	_	
Scale Factor (Adjustable)			к		0.1	_	
$(K = \frac{2R_{L}}{l_{3}R_{X}R_{Y}})$							
Input Resistance	MC1495	7	RINX		30		MΩ
(f = 20 Hz)	MC1595	1	''INX		35	_	1417.5
	MC1495		RINY	_	20	_	
	MC1595		ן זאוניי ן	_	35	_	
Differential Output Resistance (f = 20 Hz)		8	Ro		300		kΩ
Input Bias Current		6	1		- 500	_	μΑ
	MC1495		1 . 1		2.0	12	μ.
$I_{bx} = \frac{(ig + I_{12})}{2}, I_{by} = \frac{(I_4 + I_8)}{2}$	MC1595		ibx		2.0	8.0	
- -	MC1495		1 1	_	2.0	12	
	MC1595		lby	_	2.0	8.0	
In-real Officer Co		 	+		2.0		
Input Offset Current	1404405	6	1				μΑ
19 - 1 ₁₂	MC1495		I _{iox}	_	0.4	2.0	
14 - 1g	MC1595		1 16 1	_	0.2	1.0	
14 - 181	MC1495 MC1595		lioy	_	0.4 0.2	2.0 1.0	
 	WC 1555		-		0.2	1.0	
Average Temperature Coefficient of		6	TC _{lio}				nA∕°C
Input Offset Current							
$(T_A = 0 \text{ to } +70^{\circ}\text{C})$	MC1495				2.5	_	
$(T_A = -55^{\circ}C \text{ to } + 125^{\circ}C)$	MC1595				2.5		
Output Offset Current	MC1495 MC1595	6	loo	_	20 10	100 50	μ Α
Average Temperature Coefficient of		6	TC _{loo}				nA/°C
Output Offset Current							1
$(T_A = 0 \text{ to } + 70^{\circ}\text{C})$	MC1495		1	_	20	_	
$(T_A = -55^{\circ}C \text{ to } + 125^{\circ}C)$	MC1595				20	_	
Frequency Response		9,10					
3.0 dB Bandwidth, $R_{L} = 11 \text{ k}\Omega$		1	BW3dB	_	3.0	_	MHz
3.0 dB Bandwidth, R _L = 50 Ω (Transconductar	ice Bandwidth)	I	TBW3 dB	_	80	_	MHz
3° Relative Phase Shift Between V _X and V _Y			f_{ϕ}	-	750	_	kHz
1% Absolute Error Due to Input-Output Phase	Shift	<u> </u>	fθ		30		kHz
Common Mode Input Swing	MC1495	11	CMV	± 10.5	± 12		Vdc
(Either Input)	MC1595			±11.5	± 13	_	
Common Mode Gain	MC1495	11	1000	40	- 50		dB
(Either Input)	MC1595	''	ACM	- 50	- 60	_	"
Common Mode Quiescent		12	V _{o1}	_	21	_	Vdc
Output Voltage		,,,	V ₀ 1 V ₀ 2		21		Vuc
		9	Vo	_	± 14	_	V _{peak}
Differential Output Voltage Swing Capability			1				
		12	S +	_	5.0	_	l mv/ν
Differential Output Voltage Swing Capability Power Supply Sensitivity		12	S+ S-	_	5.0 10	_	mV/V
		12			1	ı	mv/v mA

MAXIMUM RATINGS (TA = +25°C unless otherwise noted)

Rating	Symbol	Value	Unit	
Applied Voltage (V2-V1, V14-V1, V1-V9, V1-V12, V1-V4, V1-V8, V12-V7, V9-V7, V8-V7, V4-V7)	ΔV	30	Vdc	
Differential Input Signat	V ₁₂ -V ₉ V ₄ -V ₈	±(6+13 Rx) ±(6+13 Ry)	Vdc Vdc	
Maximum Bias Current	13 113	10 10	mA	
Power Dissipation (Package Limitation) Ceramic Package Derate above T _A = +25°C	PD	750 5.0	mW mW/°C	
Operating Temperature Range	TA		°C	
MC1495 MC1595		0 to +70 -55 to +125	° c	
Storage Temperature Range	⊤ _{stg}	-65 to +150	°c	

TEST CIRCUITS

FIGURE 4 - LINEARITY (USING NULL TECHNIQUE)






FIGURE 5 - LINEARITY (USING X-Y PLOTTER TECHNIQUE)



MC1495L, MC1595L

TEST CIRCUITS (continued)









FIGURE 8 - OUTPUT RESISTANCE








FIGURE 10 – BANDWIDTH (RL = 50 Ω)






FIGURE 11 — COMMON-MODE GAIN and COMMON-MODE INPUT SWING



MC1495L, MC1595L

TEST CIRCUITS (continued)










FIGURE 14 - OFFSET ADJUST CIRCUIT (ALTERNATE)





TYPICAL CHARACTERISTICS











OPERATION AND APPLICATIONS INFORMATION

THEORY OF OPERATION

The MC1595 (MC1495) is a monolithic, four-quadrant multiplier which operates on the principle of variable transconductance. The detailed theory of operation is covered in Application Note AN-489, Analysis and Basic Operation of the MC1595. The result of this analysis is that the differential output current of the multiplier is given by

$$I_A - I_B = I = \frac{2V \times V_Y}{R \times R \times I_3}$$

where I $_{X}$ and I $_{B}$ are the currents into pins 14 and 2, respectively, and V $_{X}$ and V $_{Y}$ are the X and Y input voltages at the multiplier input terminals


DESIGN CONSIDERATIONS

General

The MC1595 (MC1495) permits the designer to tailor the multiplier to a specific application by proper selection of external components may be selected to optimize a given parameter (e.g. bandwidth) which may in turn restrict another parameter (e.g. maximum output voltage swing). Each important parameter is discussed in detail in the following paramaphs.

Linearity, Output Error, ERX or ERY

Linearity error is defined as the maximum deviation of output voltage from a straight line transfer function. It is expressed as error in percent of full scale (see figure below).



For example, if the maximum deviation, $V_E(max)$, is ± 100 mV and the full scale output is 10 volts, then the percentage error is

$$E_R = \frac{VE(max)}{V_O(max)} \times 100 = \frac{100 \times 10^{-3}}{10} \times 100 = \pm 1.0$$
%.

Linearity error may be measured by either of the following methods:

- Using an X Y plotter with the circuit shown in Figure 5, obtain plots for X and Y similar to the one shown above
- 2 Use the circuit of Figure 4. This method nulls the level shifted output of the multiplier with the original input. The peak output of the null operational amplifier will be equal to the error voltage, VE(max).

equal to the error voltage, $V_{E(max)}$. One source of linearity error can arise from large signal non-linearity in the X and Y-input differential amplifiers. To avoid introducing error from this source, the emitter degeneration resistors R_X and R_Y must be chosen large enough so that non-linear base-emitter voltage variation can be ignored. Figures 17 and 18 show the error expected from this source as a function of the values of R_X and R_Y with an operating current of 1.0 mA in each side of the differential amplifiers (ie. |A| = 1, |A| = 1, |A| = 1, and 10 mA)

3 dB Bandwidth and Phase Shift

Bandwidth is primarily determined by the load resistors and the stray multiplier output capacitance and/or the operational amplifier used to level shift the output. If wideband operation is desired, low value load resistors and/or a wideband operational amplifier should be used. Stray output capacitance will depend to a large extent on circuit layout.

Phase shift in the multiplier circuit results from two sources phase shift common to both X and Y channels (due to the load resistor-output capacitance pole mentioned above) and relative phase shift between X and Y channels (due to differences in transadmittance in the X and Y channels). If the input to output phase shift is only 0.6°, the output product of two sine waves will exhibit a vector error of 1% A 3° relative phase shift between VX and VY results in a vector error of 5%

Maximum Input Voltage

VX(max). VY(max) maximum input voltages must be such

$$V_{X(max)} < I_{13}R_Y$$

 $V_{Y(max)} < I_{3}R_Y$

Exceeding this value will drive one side of the input amplifier to "cutoff" and cause non-linear operation

Currents I 3 and I $_{13}$ are chosen at a convenient value lobserving power dissipation limitation) between 0.5 mA and 2.0 mA, approximately 1.0 mA. Then R_X and R_Y can be determined by considering the input signal handling requirements.

For
$$V_{X(max)} = V_{Y(max)} = 10 \text{ volts}$$

 $R_X = R_Y > \frac{10 \text{ V}}{10 \text{ mA}} = 10 \text{ k}\Omega.$

The equation
$$I_A - I_B = \frac{2V_X V_Y}{R_X R_Y I_3}$$

is derived from
$$I_A - I_B = \frac{2V_X V_Y}{\{R_X + \frac{2kT}{\alpha I_{12}}\}\{R_Y + \frac{2kT}{\alpha I_2}\}\}\{R_Y + \frac{2kT}{\alpha I_2}\}\}$$

with the assumption R
$$_{X}\gg\frac{2kT}{qL_{13}}$$
 and R $_{Y}\gg\frac{2kT}{qL_{3}}$.

$$\frac{2kT}{q_{1}^{1}13} = \frac{2kT}{q_{1}^{1}3} = 52 \Omega_{\bullet}$$

Therefore, with R_X = R_Y = 10 k Ω the above assumption is valid Reference to Figure 19 will indicate limitations of $V_{X(max)}$ or $V_{Y(max)}$ due to V_1 and V_7 . Exceeding these limits will cause saturation or "cutoff" of the input transistors. See Step 4 of Section 3 (General Design Procedure) for further details.


Maximum Output Voltage Swing

The maximum output voltage swing is dependent upon the factors mentioned below and upon the particular circuit being considered.

For Figure 20 the maximum output swing is dependent upon V^{\dagger} for positive swing and upon the voltage at pin 1 for negative swing. The potential at pin 1 determines the quiescent level for transistors Ω_5 , Ω_6 , Ω_7 , and Ω_8 . This potential

should be related so that negative swing at pins 2 or 14 does not saturate those transistors. See Section 3 for further information regarding selection of these potentials.

FIGURE 20 - BASIC MULTIPLIER



If an operational amplifier is used for level shift, as shown in Figure 21, the output swing lof the multiplier) is greatly reduced. See Section 3 for further details.

GENERAL DESIGN PROCEDURE

Selection of component values is best demonstrated by the following example assume resistive dividers are used at the X and Y inputs to limit the maximum multiplier input to ± 5 0 volts (V $\chi = VY [max]$) for a ± 10 -volt input (V $\chi' = VY' [max]$). (See Figure 21). If an overall scale factor of 1/10 is desired, then


$$V_0 = \frac{V_X' V_Y'}{10} = \frac{(2V_X)(2V_Y)}{10} = 4/10 V_X V_Y$$
.

Therefore, K = 4/10 for the multiplier (excluding the divider network).

Step 1 The first step is to select current I 3 and current I 13. There are no restrictions on the selection of either of these currents except the power dissipation of the device. I 3 and I 13 will normally be one or two milliamperes. Further, I 3 does not have to be equal to I 13, and there is normally no need to make them different. For this example, let

To set currents 13 and 113 to the desired value, it is only necessary to connect a resistor between pin 13 and ground, and between pin 3 and ground. From the schematic shown in Figure 3,

FIGURE 21 - MULTIPLIER WITH OP-AMPL. LEVEL SHIFT



$$\begin{split} R_{13} + 500 & \Omega = \frac{|V^-| - 0.7 \ V}{^{1}13} \\ R_{3} + 500 & \Omega = \frac{|V^-| - 0.7 \ V}{^{1}3} \\ \text{Let } V^- = -15 \ V \\ \text{Then } R_{13} + 500 = \frac{14.3 \ V}{1 \ \text{mA}} \text{ or } R_{13} = 13.8 \ \text{k}\Omega \\ \text{Let } R_{13} = 12 \ \text{k}\Omega \\ \text{Similarly, } R_{3} = 13.8 \ \text{k}\Omega \end{split}$$

However, for applications which require an accurate scale factor, the adjustment of R_3 and consequently, t_3 , offers a convenient method of making a final trim of the scale factor. For this reason, as shown in Figure 21, resistor R_3 is shown as a fixed resistor in series with a potentiometer.

Let R₃ = 15 kΩ

For applications not requiring an exact scale factor (balanced modulator, frequency doubler, AGC amplifier, etc.), pins 3 and 13 can be connected together and a single resistor from pin 3 to ground can be used. In this case, the single resistor would have a value of one-half the above calculated value for $R_{13}. \label{eq:R13}$

Step 2. The next step is to select R_X and R_Y . To insure that the input transistors will always be active, the following conditions should be met

$$\frac{v_X}{R_X} < i_{13}$$
 $\frac{v_Y}{R_Y} < i_3$.

A good rule of thumb is to make $I_3R_Y\geqslant~1.5~V_{Y(max)}$ and $I_{13}~RX\geqslant1.5~V_{X(max)}.$

The larger the $13R\gamma$ and $113R\chi$ product in relation to $V\gamma$ and $V\chi$ respectively, the more accurate the multiplier will be (see Figures 17 and 18)

Let
$$R_X = R_Y = 10 \text{ k}\Omega$$

Then $I_3R_Y = 10 \text{ V}$
 $I_{13}R_X = 10 \text{ V}$

since $V_{X(max)} = V_{Y(max)} = 5.0$ volts the value of $R_X = R_Y = 10 \text{ k}\Omega$

Step 3. Now that R $_{X},$ R $_{Y}$ and I $_{3}$ have been chosen, R $_{L}$ can be determined

$$K = \frac{2R_L}{R_X R_Y I_3} = \frac{4}{10}$$
or
$$\frac{(2) (R_L)}{(10 \text{ k}) (10 \text{ k}) (1 \text{ mA})} = \frac{4}{10}$$

Thus $R_L = 20 \text{ k}\Omega$.

Step 4. To determine what power-supply voltage is necessary for this application, attention must be given to the circuit schematic shown in Figure 3. From the circuit schematic it can be seen that in order to maintain transistors Q_1, Q_2, Q_3 and Q_4 in an active

region when the maximum input voltages are applied $(V_X'=V_Y'=10~V~or~V_X=5.0~V,~V_Y=5.0~V)$, their respective collector voltage should be at least a few tenths of a volt higher than the maximum input voltage. It should also be noticed that the collector voltage of transistors Q_3 and Q_4 are at a potential which is two diode-drops below the voltage at pin 1. Thus, the voltage at pin 1 should be about two volts higher than the maximum input voltage. Therefore, to handle ± 5 0 volts at the inputs, the voltage at pin 1 must be at least $\pm 7.0~v$ volts. Let $V_1=9.0~V$ dc.

Since the current following into pin 1 is always equal to 213, the voltage at pin 1 can be set by placing a resistor, R₁ from pin 1 to the positive supply

$$R_{1} = \frac{V^{+} - V_{1}}{2I_{3}}$$
Let $V^{+} = +15 \text{ V}$
Then $R_{1} = \frac{15 \text{ V} - 9 \text{ V}}{(2) (1 \text{ mA})}$


Note that the voltage at the base of transistors Q_5 , Q_6 , Q_7 and Q_8 is one diode-drop below the voltage at pin 1. Thus, in order that these transistors stay active, the voltage at pins 2 and 14 should be approximately halfway between the voltage at pin 1 and the positive-supply voltage. For this example, the voltage at pins 2 and 14 should be approximately 11 volts.

Step 5 For dc applications, such as the multiply, divide and square-root functions, it is usually desirable to convert the differential output to a single-ended output voltage referenced to ground. The circuit shown in Figure 22 performs this function. It can be shown that the output voltage of this circuit is given by

And since
$$I_A - I_B = I_2 - I_{14} = \frac{2I_XI_Y}{I_3} = \frac{2V_XV_Y}{I_3R_XR_Y}$$

Then $V_0 = \frac{2R_L V_X' V_Y'}{4R_X R_X l_3}$ where $V_X' V_Y'$ is the voltage at the input to the voltage dividers.

FIGURE 22 - LEVEL SHIFT CIRCUIT



The choice of an operational amplifier for this application should have low bias currents, low offset current, and a high common-mode input voltage range as well as a high common-mode rejection ratio. The MC1556, and MC1741 operational amplifiers meet these requirements

Referring to Figure 21, the level shift components will be determined. When $V_X = V_Y = 0$, the currents I_2 and I_1 , a will be equal to I_13 . In Step 3, R_L was found to be 20 $k\Omega$ and in Step 4, V_2 and V_{14} were found to be approximately 11 volts. From this information, R_0 can be found easily from the following equation (neglecting the operational amplifiers bias current).

$$\frac{V_2}{R_L} + I_{13} = \frac{V^+ - V_2}{R_0}$$

And for this example, $\frac{11 \text{ V}}{20 \text{ k}\Omega} + 1 \text{ mA} = \frac{15 \text{ V} - 11 \text{ V}}{\text{R}_{\Omega}}$

Salving for R_0 , $R_0 = 2.6 \text{ k}\Omega$

Thus, select $R_0 = 30 \text{ k}\Omega$

For $R_D = 3.0 \text{ k}\Omega$, the voltage at pins 2 and 14 is calculated to be

$$V_2 = V_{14} = 104 \text{ volts}.$$

The linearity of this circuit (Figure 21) is likely to be as good or better than the circuit of Figure 5. Further improvements are

possible as shown in Figure 23 where R_Y has been increased substantially to improve the Y linearity, and R_X decreased somewhat so as not to materially affect the X linearity, this avoids increasing R_L significantly in order to maintain a K of 0.1

The versatility of the MC1595 (MC1495) allows the user to to optimize its performance for various input and output signal levels.

OFFSET AND SCALE FACTOR ADJUSTMENT Offset Voltages

Within the monolithic multiplier (Figure 3) transistor baseemitter junctions are typically matched within 1 mV and resistors are typically matched within 2%. Even with this careful matching, an output error can occur. This output error is comprised of X-input offset voltage, Y-input offset voltage, and output offset voltage. These errors can be adjusted to zero with the techniques shown in Figure 21. Offset terms can be shown analytically by the transfer function.

$$V_0 = K(V_X \pm V_{iOX} \pm V_{X \text{ off}}) (V_Y \pm V_{IOY} \pm V_{Y \text{ off}}) \pm V_{OO}$$
 (1)

Where K scale factor

VX - X input voltage VY - Y input voltage

VIOX - X input offset voltage


VIOY - Y input offset voltage

VX off = X input offset adjust voltage


VY off = Y input offset adjust voltage

Voo - output offset voltage.

FIGURE 23 - MULTIPLIER WITH IMPROVED LINEARITY



X, Y and Output Offset Voltages



For most dc applications, all three offset adjust potentiometers (P₁, P₂, P₄) will be necessary. One or more offset adjust potentiometers can be eliminated for ac applications (See Figures 28, 29, 30, 31)

If well regulated supply voltages are available, the offset adjust circuit of Figure 13 is recommended. Otherwise, the circuit of Figure 14 will greatly reduce the sensitivity to power supply changes.

Scale Factor

The scale factor, K, is set by $P_3(Figure~21)$ P_3 varies I_3 which inversely controls the scale factor K. It should be noted that current I_3 is one-half the current through P_1 , P_1 sets the bias level for Q_5 , Q_6 , Q_7 , and Q_8 (See Figure 3). Therefore, to be sure that these devices remain active under all conditions of input and output swing, care should be exercised in adjusting P_3 over wide voltage ranges (see Section 3, General Design Procedure).

Adjustment Procedures

The following adjustment procedure should be used to null the offsets and set the scale factor for the multiply mode of operation. (See Figure 21)

1. X Input Offset

- (a) Connect oscillator (1 kHz, 5 Vpp sinewave) to the "Y" input (pin 4)
 - (b) Connect "X" input (pin 9) to ground
- (c) Adjust X offset potentiometer, P2, for an ac null at the output
- 2 Y Input Offset
- (a) Connect oscillator (1 kHz, 5 Vpp sinewave) to the "X" input (gin 9)
 - (b) Connect "Y" input (pin 4) to ground
- (c) Adjust "Y" offset potentiometer, P₁, for an ac null at the output
- 3 Output Offset
- (a) Connect both "X" and "Y" inputs to ground (b) Adjust output offset potentiometer, P4, until the
- output voltage V_O is zero volts dc
- 4 Scale Factor

 (a) Apply +10 Vdc to both the "X" and "Y" inputs

 (b) Adjust P3 to achieve + 10.00 V at the output
- 5 Repeat steps 1 through 4 as necessary.

The ability to accurately adjust the MC1595 (MC1495) depends upon the characteristics of potentiometers P_1 through P_4 . Multi-turn, infinite resolution potentiometers with low-temperature coefficients are recommended.

DC APPLICATIONS

Multiply

The circuit shown in Figure 21 may be used to multiply signals from dc to 100 kHz. Input levels to the actual multiplier are 5.0 V (max). With resistive voltage dividers the maximum could be very large – however, for this application two-to-one dividers have been used so that the maximum input level is 10 V. The maximum output level has also been designed for 10 V (max).

Squaring Circuit


If the two inputs are fied together, the resultant function is squaring, that is $V_0 = KV^2$ where K is the scale factor. Note that all error terms can be eliminated with only three adjustment potentiometers, thus eliminating one of the input offset adjustments. Procedures for nulling with adjustments are given as follows:

1 AC Procedure

(a) Connect oscillator (1 kHz, 15 Vpp) to input

- lb) Monitor output at 2 kHz with tuned voltmeter and adjust ${\sf P}_3$ for desired gain (be sure to peak response of the voltmeter)
- Ic) Tune voltmeter to 1 kHz and adjust P₁ for a minimum output voltage
- Id) Ground input and adjust P4 (output offset) for zero volts do output
- (e) Repeat steps a through d as necessary
- 2. DC Procedure
- (a) Set $V_X = V_Y = 0$ V and adjust P_4 (output offset potentiometer) such that $V_- = 0.0$ Vdc
- potentiometer) such that $V_0 = 0.0 \text{ Vdc}$ (b) Set $V_X = V_Y = 10 \text{ V}$ and adjust P_1 (Y input offset potentiometer) such that the output voltage is +0.100 volts
- (c) Set V $_X$ = V $_Y$ = 10 Vdc and adjust P_3 such that the output voltage is +10 00 volts
- (d) Set $V_X = V_Y = -10$ Vdc. Repeat steps a through d as necessary

FIGURE 24 - BASIC DIVIDE CIRCUIT



Divide Circuit

Consider the circuit shown in Figure 24 in which the multiplier is placed in the feedback path of an operational amplifier For this configuration, the operational amplifier will maintain a "virtual ground" at the inverting (-) input. Assuming that the bias current of the operational amplifier is negligible, then $I_1\equiv I_2$ and

$$\frac{KV_XV_Y}{R_1} = \frac{-V_Z}{R_2} \tag{1}$$

Solving for
$$V_Y$$
, $V_Y = \frac{-R1}{R2} \frac{V_Z}{V_Y}$. (2)

If R1 = R2

$$V_{Y} = \frac{-V_{Z}}{KV_{X}} \tag{3}$$

$$V_{Y} = \frac{-V_{Z}}{V_{Y}}$$
 (4)

Hence, the output voltage is the ratio of V_Z to V_X and provides a divide function. This analysis is, of course, the ideal condition. If the multiplier error is taken into account, the output voltage is found to be

$$V_{Y} = -\left[\frac{R1}{R2K}\right]\frac{V_{Z}}{V_{X}} + \frac{E}{KV_{X}},$$
 (5)

where $\triangle E$ is the error voltage at the output of the multiplier From this equation, it is seen that divide accuracy is strongly dependent upon the accuracy at which the multiplier can be set, particularly at small values of Vy. For example, assume that R1 = R2, and K = 1/10. For these conditions the output of the divide circuit is given by

$$V_{Y} = \frac{-10 V_{Z}}{V_{X}} + \frac{10 \cdot E}{V_{X}}$$
 (6)

From equation 6, it is seen that only when $V_X = 10~V$ is the error voltage of the divide circuit as low as the error of the multiply circuit. For example, when V_X is small, (0.1~volt) the error voltage of the divide circuit can be expected to be a hundred times the error of the basic multiplier circuit

In terms of percentage error,

percentage error =
$$\frac{\text{error}}{\text{actual}} \times 100\%$$

or from equation (5),

$$P.E._{D} = \frac{\frac{E}{KV_{X}}}{\left[\frac{R1}{R2K}\right]\frac{V_{Z}}{V_{X}}} = \left[\frac{R2}{R1}\right]\frac{E}{V_{Z}}.$$
(7)

From equation 7, the percentage error is inversely related to voltage V_Z (i.e., for increasing values of V_Z , the percentage error decreases).

A circuit that performs the divide function is shown in Figure 25.

Two things should be emphasized concerning Figure 25.

- 1 The input voltage (V'X) must be greater than zero and must be positive. This insures that the current out of pin 2 of the multiplier will always be in a direction compatible with the polarity of V.7.
- Pins 2 and 14 of the multiplier have been interchanged in respect to the operational amplifiers input terminals in this instance, Figure 25 differs from the circuit connection shown in Figure 21, necessitated to insure negative feedback around the loop.

A Suggested Adjustment Procedure for the Divide Circuit

- 1. Set V_Z = 0 volts and adjust the output offset potentiometer $\{P_4\}$ until the output voltage $\{V_Q\}$ remains at some (not necessarily zero) constant value as V_X ' is varied between +1 0 volt and +10 volts.
- 2 Keep V_Z at 0 volts, set V_X at +10 volts and adjust the Y input offset potentiometer (P₁) until V₀ = 0 volts
- 3 Let $V_X' = V_Z$ and adjust the X input offset potentiometer (P_Z) until the output voltage remains at some inot necessarily 10 volts) constant value as $V_Z = V_{X'}$ is varied between +1 0 and +10 volts
- 4 Keep $V_X' = V_Z$ and adjust the scale factor potentiometer (P3) until the average value of V_0 is -10 volts as $V_Z = V_X'$ is varied between +1 0 volt and +10 volts
- 5 Repeat steps 1 through 4 as necessary to achieve optimum performance

Square Root

A special case of the divide circuit in which the two inputs to the multiplier are connected together is the square root function

FIGURE 25 - DIVIDE CIRCUIT





FIGURE 26 - BASIC SQUARE ROOT CIRCUIT



as indicated in Figure 26. This circuit may suffer from latch-up problems similar to those of the divide circuit. Note that only one polarity of input is allowed and diode clamping (see Figure 27) protects against accidental latch-up.

This circuit also may be adjusted in the closed-loop mode as follows

- 1 Set V_Z to -0.01 volts and adjust P₄ (output offset) for V_O = +0.316 volts, being careful to approach the output from the positive side to preclude the effect of the output diode clamping
- 2. Set VZ to -09 volts and adjust P2 (X adjust) for V0 = +30 volts
- 3. Set V_Z to -10 volts and adjust P_3 (scale factor adjust) for V_0 = +10 volts
- 4 Steps 1 through 3 may be repeated as necessary to achieve desired accuracy

AC APPLICATIONS

The applications that follow demonstrate the versatility of the monolithic multiplier. If a potted multiplier is used for these cases, the results generally would not be as good because the potted units have circuits that, although they optimize do multiplication operation, can hinder ac applications

Frequency doubling often is done with a diode where the fundamental plus a series of harmonics are generated. However, extensive filtering is required to obtain the desired harmonic, and the second harmonic obtained under this technique usually is small in magnitude and requires amplification.

When a multiplier is used to double frequency the second harmonic is obtained directly, except for a dc term, which can be removed with ac coupling

$$e = \frac{KE^2}{2} (1 + \cos 2\omega t).$$

A potted multiplier can be used to obtain the double frequency component, but frequency would be limited by its internal level-shift amplifier. In the monolithic units, the amplifier is omitted.

In a typical doubler circuit, conventional \pm 15-volt supplies are used. An input dynamic range of 5.0 volts peak-to-peak is allowed. The circuit generates wave-forms that are double frequency, less than 1% distortion is encountered without filtering. The configuration has been successfully used in excess of 200 kHz, reducing the scale factor by decreasing the load resistors can further expand the bandwidth.

A slightly modified version of the MC1595 (MC1495) – the MC1596 (MC1496) – has been successfully used as a doubler to obtain 400 MHz. (See Figure 28.)

Figure 29 represents an application for the monolithic multiplier as a balanced modulator. Here, the audio input signal is $1.6\ kHz$ and the carrier is $40\ kHz$

FIGURE 27 - SQUARE ROOT CIRCUIT






FIGURE 28 - FREQUENCY DOUBLER



When two equal cosine waves are applied to X and Y the result is a wave shape of twice the input frequency For this example the input was a 10 kHz signal output was 20 kHz.

FIGURE 29 - BALANCED MODULATOR



AUDIO 1.8 kH2
CARRIER 40 kH3

The defining equation for balanced modulation is

$$\frac{\mathrm{KE_{c}E_{m}}}{2}\left[\cos\left(\omega_{c}+\omega_{m}\right)\mathrm{t}+\cos\left\{\omega_{c}-\omega_{m}\right\}\mathrm{t}\right]$$

where ω_{C} is the carrier frequency, ω_{m} is the modulator frequency and K is the multiplier gain constant

AC coupling at the output eliminates the need for level translation or an operational amplifier, a higher operating frequency results

A problem common to communications is to extract the intelligence from single-sideband received signal. The ssb signal is of the form

$$e_{ssb} = A \cos(\omega_c + \omega_m)t$$

and if multiplied by the appropriate carrier waveform, $\cos \omega_c t$,

$$e_{ssb}e_{carrier} = \frac{AK}{2} [\cos{(2\omega_c + \omega_m)t + \cos{(\omega_c)t}]}.$$

If the frequency of the band-limited carrier signal, $\omega_{\rm C}$, is ascertained in advance the designer can insert a low-pass filter and obtain the (AK/2) (cos $\omega_{\rm C}$ t) term with ease. He also can use an operational amplifier for a combination level shift-active filter, as an external component. But in potted multipliers, even if the frequency range can be covered, the operational amplifier is inside and not accessible, so the user must accept the level shifting provided, and still add a low-pass filter.

Amplitude Modulation

The multiplier performs amplitude modulation, similar to balanced modulation, when a dc term is added to the modulating signal with the Y offset adjust potentiometer. (See Figure 30.)

Here, the identity is


$$\begin{split} E_{m}(1+m\cos\omega_{m}t) & E_{c}\cos\omega_{c}t = KE_{m}E_{c}\cos\omega_{c}t + \\ & \frac{KE_{m}E_{c}m}{2}\left[\cos(\omega_{c}+\omega_{m})t + \cos(\omega_{c}+\omega_{m})t\right] \end{split}$$


where m indicates the degree of modulation. Since m is adjustable, via potentiometer P_1 , 100% modulation is possible. Without extensive tweaking, 96% modulation may be obtained where $\omega_{\rm C}$ and $\omega_{\rm m}$ are the same as in the balanced-modulator example.

Linear Gain Control

To obtain linear gain control, the designer can feed to one of the two MC1595 (MC1495) inputs a signal that will vary the unit's gain. The following example demonstrates the feasibility of this application. Suppose a 200 kHz sine wave, 1.0 volt peak-to-peak, is the signal to which a gain control will be added. The dynamic range of the control voltage $V_{\rm C}$ is 0 to +1.0 volt. These must be ascertained and the proper values of Rx and Rx can be selected for optimum performance. For the 200-kHz operating frequency, load resistors of 100 ohms were chosen to broaden the operating bandwidth of the multiplier, but gain was sacrificed. It may be made up with an amplifier operating at the appropriate frequency. (See Figure 31.)

FIGURE 30 — AMPLITUDE MODULATION





The signal is applied to the unit's Y input. Since the total input range is limited to 1.0 volt p-p, a 2.0-volt swing, a current source of 2.0 mA and an Ry value of 1.0 kilohm is chosen. This takes best advantage of the dynamic range and insures linear operation in the Y-channel

Since the X input varies between 0 and +1.0 volt, the current source selected was 1.0 mA and the $R_{\rm X}$ value chosen was 2.0 kilohms. This also insures linear operation over the X input dynamic range

Choosing R_{\perp} = 100 assures wide-bandwidth operation. Hence, the scale factor for this configuration is

$$\zeta = \frac{R_L}{R_X R_{Y} I_3}$$

$$= \frac{100}{(2 k | 11 k)(2 \times 10^{+3})} V^{-1}$$

$$= \frac{1}{40} V^{-1}.$$

The 2 in the numerator of the equation is missing in this scale-factor expression because the output is single-ended and ac coupled