



Features

1.0 Description

The M3024 group is a 16-bit microcomputer based on the M16C family core technology. They are single-chip USB peripheral microcontrollers based on the Universal Serial Bus (USB) Version 1.1 specification. They are packaged in an 80-pin, molded plastic QFP. These single-chip microcomputers operate using sophisticated instructions featuring a high level of instruction efficiency, making them capable of executing instructions at high speed. They also feature a built-in multiplier and DMAC, making them ideal for controlling office, communications, industrial equipment, and other high-speed processing applications.

1.1 Features

- CPU 16-bit (including a hardware multiplier)
- Number of instructions 91
- Shortest instruction execution time 83ns($f(Xin)=12MHz$)
- USB Features:..... Five endpoint pairs (IN/OUT)
FIFO Sizes (endpoints 0-4):32,128, 32, 32, 32
Conforms to USB V1.1 Specification
- USB Transceiver Conforms to USB V1.1 Specification-Internal Vref
- Frequency Multiplier..... PLL for 48MHz clock
- Memory capacity (mask device):..... ROM (40K) / RAM (3.0 K)
- Memory capacity (OTP device):..... EPROM (128K) / RAM (5K)
- Supply Voltage 4.1 to 5.5V ($f(Xin)=12MHz$)
- Interrupts 21 internal and 4 external interrupt sources,
4 software interrupt sources; 7 levels (including key input interrupt X 16)
- Multifunction timer 5 X 16-bit, w/integrated 20mA PWM outputs
- General purpose timer 3 X 16-bit, internal interrupt only
- UART..... 3 X 7/8/9 bits;
Configurable for synchronous or asynchronous mode
- DMAC..... 2 channels (trigger: 16 sources)
- A-D Converter 10 bits X 8 channels
- CRC calculation circuit..... Industry standard polynomial
- Watchdog timer 15-bit
- Programmable I/O 63 lines
- High current and LED Drivers 5 high current and 8 LED drivers
- Clock-generating circuit..... 1 built-in circuit including feedback resistor
- Package: 80P6N (0.8 mm pitch)

1.2 Applications

USB peripherals, such as telephones, audio systems, scanners, and digital cameras.



Pin Configuration

1.3 Pin Configuration

Figure 1 shows the pin configuration (top view).




Figure 1: Pin Configuration (top view)



Block Diagram

1.4 Block Diagram

Figure 2 is a block diagram of the M16C/24 group.




Figure 2: Block diagram of M16C/24 group



Performance outline

1.5 Performance outline

Table 1 is a performance outline of the M16C/24 group.

Table 1: Performance outline of M16C/24 group

Item		Performance
Number of basic instructions		91 instructions
Shortest instruction execution time		83ns (f(XIN)=12MHz)
Memory capacity	ROM	(See Figure 3: ROM capacity field)
	RAM	
I/O port	P0 to P3, P6,P7, P8 (except P85), P10	8 bits x 7, 7 bits x 1
Input port	P85	1 bit x 1
Multifunction Timer	TA0, TA1, TA2, TA3, TA4	16 bits x 5
General purpose Timer	TB0, TB1, TB2	16 bits x 3
Serial I/O	UART0, UART1, UART2	(UART or clock synchronous) x 3
A-D converter		10 bits x 8 channels
DMAC		2 channels (trigger: 24 sources)
CRC calculation circuit		CRC-CCITT
Watchdog timer		15 bits x 1 (with prescaler)
Interrupt		21 internal and 4 external sources, 4 software sources, 7 levels
Clock-generating circuit		Built-in clock generation circuit (built-in feedback resistor, and external ceramic or quartz oscillator)
Supply voltage		4.1 to 5.5V (f(XIN)=12MHz, without software wait)
Power consumption		83 mA @ 12MHz
I/O characteristics	I/O withstand voltage	5V
	Output current	20 mA available on ports P20 through P27; also ports P70, P72, P74, P76, and P80 are available.
Operating temperature		−40 to 85°C
Device configuration		CMOS high performance silicon gate
Package		80-pin plastic molded QFP



Performance outline

Mitsubishi plans to release the following products in the M16C/24 group:

- (1) Support for mask ROM version, one-time PROM version, and EPROM version
- (2) ROM capacity
- (3) Package
 - 80P6N: Plastic molded QFP (mask ROM version and one-time PROM version)

Figure 3 shows the type number, memory size and package for the M16C/24 group.




Figure 3: Type number, memory size, and package



Pin Description

1.6 Pin Description

Table 2: Figure Pin Description

Pin #	Name	I/O	Description
1	P8 ₇	I/O	CMOS I/O port. This pin also functions as an external trigger for A-D conversion.
2	P8 ₆	I/O	CMOS I/O port. This pin also functions as the start of frame (SOF) pulse for the USB module.
3	P8 ₅ / $\overline{\text{NMI}}$	I	CMOS input port. This pin also functions as a non-maskable external interrupt.
4,5	P8 ₄ ~ P8 ₃	I/O	CMOS I/O port. These pins also functions as external interrupt 1 and are used to enable the stealth detach function for the USB transceiver.
6	EXTCAP	I	An external capacitor (Ext. Cap) pin. If V_{dd} (AV_{dd}) = 5V is used for the entire chip, a 2 μ f or larger capacitor connects between this pin and V_{ss} to ensure proper operation of the USB line driver. This option is enabled by setting bit 4 of the USB control register (0013 ₁₆) to a "1".
7	BYTE	I	Connect this pin to V_{ss}
8	CNV _{ss}	I	Connect this pin to V_{ss}
9	USB D ⁺	I/O	USB D+ voltage line interface, a series resistor of 33 Ω is connected to this pin.
10	USB D ⁻	I/O	USB D- voltage line interface, a series resistor of 33 Ω is connected to this pin.
11	$\overline{\text{RESET}}$	I	A "L" on this input resets the microcomputer.
12	X _{out}	O	See X _{in}
13	V _{ss}	I	Ground: $V_{ss} = 0V$
14	X _{in}	I	Input and output signals to and from the internal clock generation circuit. Connect a ceramic resonator or quartz crystal between X _{in} and X _{out} pins to set the oscillation frequency. If an external clock is used, connect the clock source to the X _{in} pin and leave the X _{out} pin open.
15	V _{cc}	I	Power: $V_{cc} = 4.1 \sim 5.5V$
16	P8 ₂	I/O	CMOS I/O port. This pin also functions as external interrupt 0.
17-18	P8 ₁ ~ P8 ₀	I/O	CMOS I/O port . Pins in this port also function as TimerA4 input and output as selected by software.
19-22	P7 ₇ ~ P7 ₄	I/O	CMOS I/O port . Pins in this port also function as timer pins. P7 ₇ and P7 ₆ can function as TimerA3 input and output as selected by software. P7 ₅ and P7 ₄ can function as TimerA2 input and output as selected by software.
23-26	P7 ₃ ~ P7 ₀	I/O	CMOS I/O port . Pins in this port also function as UART2 CTS, RTS, CLK, RXD, and TXD as selected by software. P7 ₃ and P7 ₂ can function as TimerA1 input and output as selected by software. P7 ₁ and P7 ₀ can function as TimerA0 input and output as selected by software.
27-30	P6 ₇ ~ P6 ₄	I/O	CMOS I/O port . Pins in this port also function as UART1 CTS, RTS, CLK, Serial Clock, RXD, and TXD as selected by software. TXD(OE-) and RTS(SUSPEND) in addition to D+ and D- can be used to run the device in USB bypass mode.
31-34	P6 ₃ ~ P6 ₀	I/O	CMOS I/O port . Pins in this port also function as UART0 CTS, RTS, CLK, RXD, and TXD as selected by software.
35-42	P3 ₇ ~ P3 ₀	I/O	CMOS I/O port.
43-50	P2 ₇ /LED7 ~ P2 ₀ /LED0	I/O	CMOS I/O port. These pins are capable of driving up to 20mA for LEDs.



Pin Description

Table 2: Figure Pin Description

Pin #	Name	I/O	Description
51	V_{CC}	I	Power: $V_{CC} = 4.1 \sim 5.5V$
52	$P1_7/\overline{KI}_{15}$	I/O	CMOS I/O port. This port can also function as the key-on wakeup interrupt \overline{KI}_{15} .
53	V_{SS}	I	Ground: $V_{SS} = 0V$
54-60	$P1_6/\overline{KI}_{14}$ ~ $P1_0/\overline{KI}_8$	I/O	CMOS I/O port. This port can also function as the key-on wakeup interrupts (\overline{KI}_8 ~ \overline{KI}_{14}).
61-68	$P0_7/\overline{KI}_7$ ~ $P0_0/\overline{KI}_0$	I/O	CMOS I/O port. This port can also function as the key-on wakeup interrupts (\overline{KI}_0 ~ \overline{KI}_7).
69-76	$P10_7 \sim P10_0$	I/O	CMOS I/O port. These pins also function as Analog inputs 7-0 for A-D conversion
77	AV_{SS}	I	Analog ground: $AV_{SS} = 0V$
78	LPF	O	Loop filter for the frequency synthesizer.
79	V_{REF}	I	This pin is the reference voltage input for the A-D converter.
80	AV_{CC}	I	Analog power: $AV_{CC} = 4.75 \sim 5.25V$



Overview

1.7 Overview

The M30240 device is a single chip PC peripheral microcontroller based on the Universal Serial Bus (USB) Version 1.1 specification. This device provides interface between a USB-equipped host computer and PC peripherals such as telephones, audio systems, and digital cameras. The M30240 block diagram is shown in Figure 4.

The USB function control unit of the M30240 device can support all four data transfer types listed in the USB specification: Isochronous, Interrupt, Bulk, and Control. Each transfer type is used for controlling a different set of PC peripherals. Isochronous transfers provide guaranteed bus access, a constant data rate, and error tolerance for devices such as computer-telephone integration (CTI) and audio systems. Interrupt transfers are designed to support human input devices (HID) that communicate small amounts of data infrequently. Bulk transfers are necessary for devices such as digital cameras and scanners that communicate large amounts of data to the PC as bus bandwidth becomes free. Finally, control transfers are supported and are useful for bursty, host-initiated type communication where bus management is the primary concern.




Figure 4: M30240 block diagram



Central Processing Unit (CPU)

2.0 Operation of Functional Blocks

The M16C/24 group accommodates certain units in a single chip. These units include ROM and RAM to store instructions and data, and the central processing unit (CPU) to execute arithmetic/logic operations. Also included are peripheral units such as USB, timers, serial I/O, DMAC, CRC calculation circuit, A-D converter, and I/O ports.

The following explains each unit.

2.1 Central Processing Unit (CPU)

The CPU has a total of 13 registers shown in Figure 5. Seven of these registers (R0, R1, R2, R3, A0, A1, and FB) come in two sets; therefore, these have two register banks.




Figure 5: Central processing unit register

(1) Data registers (R0, R0H, R0L, R1, R1H, R1L, R2, and R3)

Data registers (R0, R1, R2, and R3) are configured with 16 bits, and are used primarily for transfer and arithmetic/logic operations.



Central Processing Unit (CPU)

Registers R0 and R1 each can be used as separate 8-bit data registers, high-order bits as (R0H/R1H), and low-order bits as (R0L/R1L). In some instructions, registers R2 and R0, as well as R3 and R1, can be used as 32-bit data registers (R2R0/R3R1).

(2) Address registers (A0 and A1)

Address registers (A0 and A1) are configured with 16 bits, and have functions equivalent to those of data registers. These registers can also be used for address register indirect addressing and address register relative addressing.

In some instructions, registers A1 and A0 can be combined for use as a 32-bit address register (A1A0).

(3) Frame base register (FB)

Frame base register (FB) is configured with 16 bits, and is used for FB relative addressing.

(4) Program counter (PC)

Program counter (PC) is configured with 20 bits, indicating the address of an instruction to be executed.

(5) Interrupt table register (INTB)

Interrupt table register (INTB) is configured with 20 bits, indicating the start address of an interrupt vector table. INTB can be used as separate registers of four high-order bits and 16 low-order bits.

(6) Stack pointer (USP/ISP)

Stack pointer comes in two types: user stack pointer (USP) and interrupt stack pointer (ISP), each configured with 16 bits.

Your desired type of stack pointer (USP or ISP) can be selected by a stack pointer select flag (U flag). This flag is located at the position of bit 7 in the flag register (FLG).

(7) Static base register (SB)

Static base register (SB) is configured with 16 bits, and is used for SB relative addressing.

(8) Flag register (FLG)

Flag register (FLG) is configured with 11 bits, each bit is used as a flag. Figure 6 shows the flag register (FLG). The following explains the function of each flag:

- **Bit 0: Carry flag (C flag)**

This flag retains a carry, borrow, or shift-out bit that has occurred in the arithmetic/logic unit.

- **Bit 1: Debug flag (D flag)**

This flag enables a single-step interrupt.

When this flag is "1", a single-step interrupt is generated after instruction execution. This flag is cleared to "0" when the interrupt is acknowledged.

- **Bit 2: Zero flag (Z flag)**

This flag is set to "1" when an arithmetic operation resulted in 0; otherwise, cleared to "0".

- **Bit 3: Sign flag (S flag)**

This flag is set to "1" when an arithmetic operation resulted in a negative value; otherwise, cleared to "0".

- **Bit 4: Register bank select flag (B flag)**

This flag chooses a register bank. Register bank 0 is selected when this flag is "0"; register bank 1 is selected when this flag is "1".

- **Bit 5: Overflow flag (O flag)**

This flag is set to "1" when an arithmetic operation resulted in overflow; otherwise, cleared to "0".



Central Processing Unit (CPU)

- **Bit 6: Interrupt enable flag (I flag)**

This flag enables a maskable interrupt.

An interrupt is disabled when this flag is "0", and is enabled when this flag is "1". This flag is cleared to "0" when the interrupt is acknowledged.

- **Bit 7: Stack pointer select flag (U flag)**

Interrupt stack pointer (ISP) is selected when this flag is "0"; user stack pointer (USP) is selected when this flag is "1".

This flag is cleared to "0" when a hardware interrupt is acknowledged or an INT instruction of software interrupts 0 to 31 is executed.

- **Bits 8 to 11: Reserved area**

- **Bits 12 to 14: Processor interrupt priority level (IPL)**

Processor interrupt priority level (IPL) is configured with three bits, for specification of up to eight processor interrupt priority levels from level 0 to level 7.

If a requested interrupt has priority greater than the processor interrupt priority level (IPL), the interrupt is enabled.

- **Bit 15: Reserved area**

The C, Z, S, and O flags are changed when instructions are executed. See the M16C software manual for details.




Figure 6: Flag register (FLG)



Processor Mode

2.2 Processor Mode

Figure 7 shows the processor mode registers 0 and 1.




Figure 7: Processor mode registers 0 and 1



Memory


2.3 Memory**Figure 8: Memory Map**

Figure 8 is a memory map of the M16C/24 group. The address space extends the 1M bytes from address 00000₁₆ to FFFFF₁₆. Addresses above xxxxx₁₆ are ROM. For example, in the M30240EC-XXXFP, there is 128K bytes of internal ROM from E0000₁₆ to FFFFF₁₆. The special page vector table is mapped from FFE00₁₆ to FFFDB₁₆. If the starting addresses of subroutines or the destination addresses of jumps are stored here, subroutine call instructions and jump instructions can be used as two-byte instructions, reducing the number of program steps.

The vector table for fixed interrupts such as the reset and $\overline{\text{NMI}}$ are mapped from FFFDC₁₆ to FFFFF₁₆. The starting addresses of the interrupt routines are stored here. The address of the vector table for software interrupts can be set as desired using the internal register (INTB). See Section 2.12 on interrupts for further details.

Addresses below yyyyy₁₆ are RAM. For example, in M30240EC-XXXFP, 5K bytes of internal RAM are mapped to the space from 00400₁₆ to 017FF₁₆. In addition to storing data, the RAM also stores the stack used when calling subroutines and when interrupts are generated. The SFR area is mapped to 00000₁₆ to 003FF₁₆. This area accommodates control registers for peripheral devices such as I/O ports, A-D converter, serial I/O, and timers. Section 2.4 describes the SFR area for peripheral unit control registers. Any part of the SFR area that is unoccupied is reserved and cannot be used for other purposes.



SFR MAP

2.4 SFR MAP

The table below shows the peripheral control registers, their addresses, names, acronyms, and values after reset.

Address	Register name	Acronym	Value after reset
0000 ₁₆			
0001 ₁₆			
0002 ₁₆			
0003 ₁₆			
0004 ₁₆	Processor mode register 0	PM0	00 ₁₆
0005 ₁₆	Processor mode register 1	PM1	0 0 0 0
0006 ₁₆	System clock control register 0	CM0	00 ₁₆
0007 ₁₆	System clock control register 1	CM1	20 ₁₆
0008 ₁₆			
0009 ₁₆	Address match interrupt enable register	AIER	0 0
000A ₁₆	Protect register	PRCR	0 0 0
000B ₁₆			
000C ₁₆	USB control register	USBC	00 ₁₆
000D ₁₆			
000E ₁₆	Watchdog timer start register	WDTS	
000F ₁₆	Watchdog timer control register	WDC	0 0 0 ? ? ? ?
0010 ₁₆			00 ₁₆
0011 ₁₆	Address match interrupt register 0	RMAD0	00 ₁₆
0012 ₁₆			0 0 0 0
0013 ₁₆			
0014 ₁₆			00 ₁₆
0015 ₁₆	Address match interrupt register 1	RMAD1	00 ₁₆
0016 ₁₆			0 0 0 0
0017 ₁₆			
0018 ₁₆			
0019 ₁₆			
001A ₁₆			
001B ₁₆			
001C ₁₆			
001D ₁₆			
001E ₁₆	Reserved		
001F ₁₆	USB attach / detach register		00 ₁₆
0020 ₁₆			
0021 ₁₆	DMA0 source pointer	SAR0	
0022 ₁₆			
0023 ₁₆			
0024 ₁₆			
0025 ₁₆	DMA0 destination pointer	DAR0	
0026 ₁₆			
0027 ₁₆			
0028 ₁₆	DMA0 transfer counter	TCR0	
0029 ₁₆			
002A ₁₆			
002B ₁₆			
002C ₁₆	DMA0 control register	DM0CON	0 0 0 0 0 ? 0 0
002D ₁₆			
002E ₁₆			
002F ₁₆			
0030 ₁₆			
0031 ₁₆	DMA1 source pointer	SAR1	
0032 ₁₆			
0033 ₁₆			
0034 ₁₆			
0035 ₁₆	DMA1 destination pointer	DAR1	
0036 ₁₆			
0037 ₁₆			
0038 ₁₆	DMA1 transfer counter	TCR1	
0039 ₁₆			
003A ₁₆			
003B ₁₆			
003C ₁₆	DMA1 control register	DM1CON	0 0 0 0 0 ? 0 0
003D ₁₆			
003E ₁₆			
003F ₁₆			



SFR MAP

Address	Register name	Acronym	Value after reset
0040 ₁₆			
0041 ₁₆			
0042 ₁₆			
0043 ₁₆			
0044 ₁₆	Suspend interrupt control register	SUSPIC	? 0 0 0
0045 ₁₆			
0046 ₁₆	Resume interrupt control register	RSMIC	? 0 0 0
0047 ₁₆	USB SOF interrupt control register	SOFIC	? 0 0 0
0048 ₁₆			
0049 ₁₆			
004A ₁₆	Bus collision detection interrupt control register	BCNIC	? 0 0 0
004B ₁₆	DMA0 interrupt control register	DM0IC	? 0 0 0
004C ₁₆	DMA1 interrupt control register	DM1IC	? 0 0 0
004D ₁₆	Key input interrupt control register	KUPIC	? 0 0 0
004E ₁₆	A-D conversion interrupt control register	ADIC	? 0 0 0
004F ₁₆	UART2 transmit interrupt control register	S2TIC	? 0 0 0
0050 ₁₆	UART2 receive interrupt control register	S2RIC	? 0 0 0
0051 ₁₆	UART0 transmit interrupt control register	S0TIC	? 0 0 0
0052 ₁₆	UART0 receive interrupt control register	S0RIC	? 0 0 0
0053 ₁₆	UART1 transmit interrupt control register	S1TIC	? 0 0 0
0054 ₁₆	UART1 receive interrupt control register	S1RIC	? 0 0 0
0055 ₁₆	TIMER A0 interrupt control register	TA0IC	? 0 0 0
0056 ₁₆	TIMER A1 interrupt control register	TA1IC	? 0 0 0
0057 ₁₆	TIMER A2 interrupt control register	TA2IC	? 0 0 0
0058 ₁₆	TIMER A3 interrupt control register	TA3IC	? 0 0 0
0059 ₁₆	TIMER A4 interrupt control register	TA4IC	? 0 0 0
005A ₁₆	TIMER B0 interrupt control register	TB0IC	? 0 0 0
005B ₁₆	TIMER B1 interrupt control register	TB1IC	? 0 0 0
005C ₁₆	Reset interrupt control register	RSTIC	? 0 0 0
005D ₁₆	INT0 interrupt control register	INT0IC	0 0 ? 0 0 0
005E ₁₆	INT1 interrupt control register	INT1IC	0 0 ? 0 0 0
005F ₁₆	USB function interrupt control register	USBFIC	? 0 0 0

0300 ₁₆	USB address register	USBA	00 ₁₆
0301 ₁₆	USB power management register	USBPM	00 ₁₆
0302 ₁₆	USB interrupt status register 1	USBIS1	00 ₁₆
0303 ₁₆	USB interrupt status register 2	USBIS2	00 ₁₆
0304 ₁₆	USB interrupt enable register 1	USBER1	FF ₁₆
0305 ₁₆	USB interrupt enable register 2	USBER2	33 ₁₆
0306 ₁₆	USB frame number register low	USBSOFL	00 ₁₆
0307 ₁₆	USB frame number register high	USBSOFH	00 ₁₆
0308 ₁₆	USB ISO control register	USBISOC	0 0
0309 ₁₆	USB DMA0 source register	USBSAR0	00 ₁₆
030A ₁₆	USB DMA1 source register	USBSAR1	00 ₁₆
030B ₁₆	USB endpoint enable	USBEPEN	? 0 0 0
030C ₁₆			
030D ₁₆			
030E ₁₆			
030F ₁₆			
0310 ₁₆	USB reserved		
0311 ₁₆	USB EP 0 control/status register		00 ₁₆
0312 ₁₆	USB reserved		
0313 ₁₆	USB EP 0 max packet size register		08 ₁₆
0314 ₁₆	USB reserved		
0315 ₁₆	USB EP 0 OUT write count		00 ₁₆
0316 ₁₆	USB reserved		
0317 ₁₆	USB reserved		
0318 ₁₆	USB reserved		
0319 ₁₆	USB EP 1 IN control/status register		00 ₁₆
031A ₁₆	USB EP 1 OUT control/status register		00 ₁₆
031B ₁₆	USB EP 1 IN max packet size register		00 ₁₆
031C ₁₆	USB EP 1 OUT max packet size register		00 ₁₆
031D ₁₆	USB EP 1 OUT write count		00 ₁₆
031E ₁₆	USB reserved		
031F ₁₆	USB reserved		



SFR MAP

Address	Register name	Acronym	Value after reset
0320 ₁₆	USB reserved		
0321 ₁₆	USB EP 2 IN control/status register		00 ₁₆
0322 ₁₆	USB EP 2 OUT control/status register		00 ₁₆
0323 ₁₆	USB EP 2 IN max packet size register		00 ₁₆
0324 ₁₆	USB EP 2 OUT max packet size register		00 ₁₆
0325 ₁₆	USB EP 2 OUT write count		00 ₁₆
0326 ₁₆	USB reserved		
0327 ₁₆	USB reserved		
0328 ₁₆	USB reserved		
0329 ₁₆	USB EP 3 IN control/status register		00 ₁₆
032A ₁₆	USB EP 3 OUT control/status register		00 ₁₆
032B ₁₆	USB EP 3 IN max packet size register		00 ₁₆
032C ₁₆	USB EP 3 OUT max packet size register		00 ₁₆
032D ₁₆	USB EP 3 OUT write count		00 ₁₆
032E ₁₆	USB reserved		00 ₁₆
032F ₁₆	USB reserved		
0330 ₁₆	USB reserved		
0331 ₁₆	USB EP 4 IN control/status register		00 ₁₆
0332 ₁₆	USB EP 4 OUT control/status register		00 ₁₆
0333 ₁₆	USB EP 4 IN max packet size register		00 ₁₆
0334 ₁₆	USB EP 4 OUT max packet size register		00 ₁₆
0335 ₁₆	USB EP 4 OUT write count		00 ₁₆
0336 ₁₆	USB reserved		
0337 ₁₆	USB reserved		
0338 ₁₆	USB EP 0 FIFO		
0339 ₁₆	USB EP 1 FIFO		
033A ₁₆	USB EP 2 FIFO		
033B ₁₆	USB EP 3 FIFO		
033C ₁₆	USB EP 4 FIFO		
033D ₁₆	reserved		
033E ₁₆	reserved		
033F ₁₆	reserved		
0340 ₁₆			
0341 ₁₆			
0342 ₁₆			
0343 ₁₆			
0344 ₁₆			
0345 ₁₆			
0346 ₁₆			
0347 ₁₆			
0348 ₁₆			
0349 ₁₆			
034A ₁₆			
034B ₁₆			
034C ₁₆			
034D ₁₆			
034E ₁₆			
034F ₁₆			
0350 ₁₆			
0351 ₁₆			
0352 ₁₆			
0353 ₁₆			
0354 ₁₆			
0355 ₁₆			
0356 ₁₆			
0357 ₁₆			
0358 ₁₆			
0359 ₁₆			
035A ₁₆			
035B ₁₆			
035C ₁₆			
035D ₁₆			
035E ₁₆			
035F ₁₆			



SFR MAP

Address	Register name	Acronym	Value after reset
0370 ₁₆			
0371 ₁₆			
0372 ₁₆			
0373 ₁₆			
0374 ₁₆			
0375 ₁₆			
0376 ₁₆			
0377 ₁₆	Reserved		
0378 ₁₆	UART2 transmit / receive mode register	U2MR	00 ₁₆
0379 ₁₆	UART2 bit rate generator	U2BRG	
037A ₁₆	UART2 transmit buffer register	U2TB	
037B ₁₆			
037C ₁₆	UART2 transmit / receive control register 0	U2C0	08 ₁₆
037D ₁₆	UART2 transmit / receive control register 1	U2C1	02 ₁₆
037E ₁₆			
037F ₁₆	UART2 receive buffer register	U2RB	
0380 ₁₆	Count start flag	TABSR	00 ₁₆
0381 ₁₆	Clock prescaler reset flag	CPSRF	0
0382 ₁₆	One-shot start flag	ONSF	0 0 0 0 0 0 0
0383 ₁₆	Trigger select register	TRGSR	00 ₁₆
0384 ₁₆	Up-down flag	UDF	00 ₁₆
0385 ₁₆			
0386 ₁₆	Timer A0	TA0	
0387 ₁₆			
0388 ₁₆	Timer A1	TA1	
0389 ₁₆			
038A ₁₆	Timer A2	TA2	
038B ₁₆			
038C ₁₆	Timer A3	TA3	
038D ₁₆			
038E ₁₆	Timer A4	TA4	
038F ₁₆			
0390 ₁₆	Timer B0	TB0	
0391 ₁₆			
0392 ₁₆	Timer B1	TB1	
0393 ₁₆			
0394 ₁₆	Timer B2	TB2	
0395 ₁₆			
0396 ₁₆	Timer A0 mode register	TA0MR	00 ₁₆
0397 ₁₆	Timer A1 mode register	TA1MR	00 ₁₆
0398 ₁₆	Timer A2 mode register	TA2MR	00 ₁₆
0399 ₁₆	Timer A3 mode register	TA3MR	00 ₁₆
039A ₁₆	Timer A4 mode register	TA4MR	00 ₁₆
039B ₁₆	Timer B0 mode register	TB0MR	0 0 ? 0 0 0 0
039C ₁₆	Timer B1 mode register	TB1MR	0 0 ? 0 0 0 0
039D ₁₆	Timer B2 mode register	TB2MR	0 0 ? 0 0 0 0
039E ₁₆			
039F ₁₆			
03A0 ₁₆	UART0 transmit / receive mode register	U0MR	00 ₁₆
03A1 ₁₆	UART0 bit rate generator	U0BRG	
03A2 ₁₆			
03A3 ₁₆	UART0 transmit buffer register	U0TB	
03A4 ₁₆			
03A5 ₁₆	UART0 transmit / receive control register 0	U0C0	08 ₁₆
03A6 ₁₆	UART0 transmit / receive control register 1	U0C1	02 ₁₆
03A7 ₁₆			
03A8 ₁₆	UART0 receive buffer register	U0RB	
03A9 ₁₆			
03AA ₁₆	UART1 transmit / receive mode register	U1MR	00 ₁₆
03AB ₁₆	UART1 bit rate generator	U1BRG	
03AC ₁₆			
03AD ₁₆	UART1 transmit buffer register	U1TB	
03AE ₁₆			
03AF ₁₆	UART1 transmit / receive control register 0	U1C0	08 ₁₆
	UART1 transmit / receive control register 1	U1C1	02 ₁₆
	UART1 receive buffer register	U1RB	



SFR MAP

Address	Register name	Acronym	Value after reset
03B0 ₁₆	UART transmit / receive control register 2	UCON	0 0 0 0 0 0 0
03B1 ₁₆			
03B2 ₁₆			
03B3 ₁₆			
03B4 ₁₆			
03B5 ₁₆			
03B6 ₁₆			
03B7 ₁₆			
03B8 ₁₆	DMA0 cause select register	DM0SL	00 ₁₆
03B9 ₁₆			
03BA ₁₆	DMA1 cause select register	DM1SL	00 ₁₆
03BB ₁₆			
03BC ₁₆			
03BD ₁₆	CRC data register	CRCD	
03BE ₁₆	CRC input register	CRCIN	
03BF ₁₆			
03C0 ₁₆	A-D register 0	AD0	
03C1 ₁₆			
03C2 ₁₆	A-D register 1	AD1	
03C3 ₁₆			
03C4 ₁₆	A-D register 2	AD2	
03C5 ₁₆			
03C6 ₁₆	A-D register 3	AD3	
03C7 ₁₆			
03C8 ₁₆	A-D register 4	AD4	
03C9 ₁₆			
03CA ₁₆	A-D register 5	AD5	
03CB ₁₆			
03CC ₁₆	A-D register 6	AD6	
03CD ₁₆			
03CE ₁₆	A-D register 7	AD7	
03CF ₁₆			
03D0 ₁₆			
03D1 ₁₆			
03D2 ₁₆			
03D3 ₁₆			
03D4 ₁₆	A-D control register 2	ADCON2	0
03D5 ₁₆			
03D6 ₁₆	A-D control register 0	ADCON0	0 0 0 0 0 ? ? ?
03D7 ₁₆	A-D control register 1	ADCON1	00 ₁₆
03D8 ₁₆			
03D9 ₁₆			
03DA ₁₆			
03DB ₁₆	Frequency synthesizer clock control	FSCCR	00 ₁₆
03DC ₁₆	Frequency synthesizer control	FSC	60 ₁₆
03DD ₁₆	Frequency synthesizer multiplier control	FSM	FF ₁₆
03DE ₁₆	Frequency synthesizer prescaler control	FSP	FF ₁₆
03DF ₁₆	Frequency synthesizer divider	FSD	FF ₁₆
03E0 ₁₆	Port P0	P0	
03E1 ₁₆	Port P1	P1	
03E2 ₁₆	Port P0 direction register	PD0	00 ₁₆
03E3 ₁₆	Port P1 direction register	PD1	00 ₁₆
03E4 ₁₆	Port P2	P2	
03E5 ₁₆	Port P3	P3	
03E6 ₁₆	Port P2 direction register	PD2	00 ₁₆
03E7 ₁₆	Port P3 direction register	PD3	00 ₁₆
03E8 ₁₆			
03E9 ₁₆			
03EA ₁₆			
03EB ₁₆			
03EC ₁₆	Port P6	P6	
03ED ₁₆	Port P7	P7	
03EE ₁₆	Port P6 direction register	PD6	00 ₁₆
03EF ₁₆	Port P7 direction register	PD7	00 ₁₆



SFR MAP

Address	Register name	Acronym	Value after reset
03F0 ₁₆	Port P8	P8	
03F1 ₁₆			
03F2 ₁₆	Port P8 direction register	PD8	00 ₁₆
03F3 ₁₆			
03F4 ₁₆	Port P10	P10	
03F5 ₁₆			
03F6 ₁₆	Port P10 direction register	PD10	00 ₁₆
03F7 ₁₆			
03F8 ₁₆			
03F9 ₁₆			
03FA ₁₆	P2 drive capacity	P2DR	
03FB ₁₆	PWM drive capacity	PWMDR	
03FC ₁₆	Pull-up control register 0	PUR0	00 ₁₆
03FD ₁₆	Pull-up control register 1	PUR1	00 ₁₆
03FE ₁₆			
03FF ₁₆			



Reset

2.5 Reset

There are two types of resets: hardware and software. In both cases, operation is the same after the reset. (See "Software Reset" for further details regarding software resets.) This section explains on hardware resets.

Note: The USB peripheral is only reset during a hardware reset; software resets do not affect the USB peripheral.

When the supply voltage is within the range where operation is guaranteed, a reset is effected by holding the reset pin level "L" (0.2V_{CC} max.) for at least 20 XIN cycles. When the reset pin level is then returned to the "H" level while main clock is stable, the reset status is cancelled and program execution resumes from the address in the reset vector table.

Figure 9 shows an example of a reset circuit. Figure 10 shows the reset sequence.




Figure 9: Reset circuit




Figure 10: Reset sequence



Software Reset

When the RESET pin level = "L", all ports change to input mode (floating.) Table 3 shows the status of the other pins while the RESET pin level is "L".

Table 3: Main clock-generating circuits

Functions	Main clock-generating circuit
Use of clock	<ul style="list-style-type: none"> • CPU's operating clock source • Internal peripheral units' operating clock source
Usable oscillator	Ceramic or crystal oscillator
Pins to connect oscillator	XIN, XOUT
Oscillation stop/restart function	Available
Oscillator status immediately after reset	Oscillating

2.6 Software Reset

Writing "1" to bit 3 of processor mode register 0 (address 0004₁₆) applies a (software) reset to the microcomputer. A software reset has almost the same effect as a hardware reset. The contents of internal RAM are preserved.

2.7 Clock-Generating Circuit

The clock-generating circuit contains one oscillator circuit that supplies the operating clock sources to the CPU and internal peripheral units. Example of oscillator circuit

Figure 11 shows some examples of the main clock circuit, one using an oscillator connected to the circuit, and the other one using an externally derived clock for input. Circuit constants in Figure 11 vary with each oscillator used. Use circuit constant values recommended by the oscillator manufacturer.




Figure 11: Examples of clock source



Clock Control

2.8 Clock Control

Figure 12 shows the block diagram of the clock-generating circuit.




Figure 12: Clock-generating circuit

The following paragraphs describes the clocks generated by the clock-generating circuit.

(1) Main clock

The main clock is generated by the main clock oscillation circuit. After a reset, the clock is divided by 8 to the internal clock ϕ . The clock can be stopped using the main clock stop bit (bit 5 at address 0006₁₆). Stopping the clock reduces the power dissipation.

After the oscillation of the main clock oscillation circuit has stabilized, the drive capacity of the XOUT pin can be reduced using the XIN-XOUT drive capacity select bit (bit 5 at address 0007₁₆). Reducing the drive capacity of the XOUT pin reduces the power dissipation. This bit defaults to “1” when shifting to stop mode and after a reset.

(2) Internal clock ϕ

The internal clock ϕ is the clock that drives the CPU, and is either the main clock or is derived by dividing the main clock by 2, 4, 8, or 16. The internal clock ϕ is derived by dividing the main clock by 8 after a reset.



Clock Control

When shifting to stop mode, the main clock division select bit (bit 6 at 0006₁₆) is set to "1".

(3) Peripheral function clock

- f1, f8, f32

The clock for the peripheral devices is derived from the main clock or by dividing it by 8 or 32. The peripheral function clock is stopped by stopping the main clock or by setting the WAIT peripheral function clock stop bit (bit 2 at 0006₁₆) to "1" and then executing a WAIT instruction.

- fAD

This clock has the same frequency as the main clock and is used for A-D conversion.


(4) Clock Output

In single-chip mode, the clock output function select bits (bits 0 and 1 at address 0006₁₆) enable f8 or f32 to be output from the P37/CLKOUT pin. When the WAIT peripheral function clock stop bit (bit 2 at address 0006₁₆) is set to "1", the output of f8 and f32 stops when a WAIT instruction is executed.

Figure 13 shows the system clock control registers 0 and 1.



Clock Control




Note 1: Set bit 0 of the protect register (address 000A 16) to “1” before writing to this register.

Note 2: Changes to “1” when shifting to stop mode.

Note 3: When entering power saving mode, main clock stops using this bit. When returning from stop mode and operating with XIN, set this bit to "0". When main clock oscillation is operating by itself, set system clock select bit (CM07) to "1" before setting this bit to "1".

Note 4: When inputting external clock, only clock oscillation buffer is stopped and clock input is acceptable.

System clock control register 1 (Note 1)



Note 1: Set bit 0 of the protect register (address 000A 16) to “1” before writing to this register.

Note 2: Changes to “1” when shifting to stop mode.

Note 3: Can be selected when bit 6 of the system clock control register 0 (address 0006 16) is "0".
If "1", division mode is fixed at 8.

Figure 13: System clock control registers 0 and 1



Stop Mode

2.9 Stop Mode

Writing “1” to the all-clock stop control bit (bit 0 at address 0007₁₆) stops all oscillation and the microcomputer enters stop mode. In stop mode, the content of the internal RAM is retained provided that VCC remains above 2V.

Because the oscillation of internal clock ϕ , f1 to f32, and fAD stops in stop mode, peripheral functions such as the A-D converter and watchdog timer do not function. However, timer A operates, provided that the event counter mode is set to an external pulse, and UARTi(i = 0 to 2) functions provided an external clock is selected. Table 4 shows the status of the ports in stop mode.

Stop mode is cancelled by a hardware reset or interrupt. If an interrupt is to be used to cancel stop mode, that interrupt must first have been enabled.

When shifting to stop mode, the main clock division select bit 0 (bit 6 at 0006₁₆) is set to “1”.

Table 4: Port status during stop mode

Pin		Single-chip mode
Port		Retains status before stop mode
CLKOUT	When f8, f32 selected	Retains status before stop mode



Wait Mode

2.10 Wait Mode

When a WAIT instruction is executed, the internal clock ϕ stops and the microcomputer enters the wait mode. In this mode, oscillation continues but the internal clock ϕ and watchdog timer stop. Writing "1" to the WAIT peripheral function clock stop bit and executing a WAIT instruction stops the clock being supplied to the internal peripheral functions, allowing power dissipation to be reduced. Table 5 shows the status of the ports in wait mode.

Wait mode is cancelled by a hardware reset or interrupt. If an interrupt is used to cancel wait mode, the microcomputer restarts using as internal clock ϕ the clock that had been selected when the WAIT instruction was executed.

Table 5: Port status during wait mode

Pin		Single-chip mode
Port		Retains status before stop mode
CLKout	When f8, f32 selected	Does not stop when the WAIT peripheral function clock stop bit is "0" When the WAIT peripheral function clock stop bit is "0", the status immediately prior to entering wait mode is maintained.

Status Transition Of Internal Clock ϕ

Power dissipation can be reduced and low-voltage operation achieved by changing the count source for internal clock ϕ . Table 6 shows the operating modes corresponding to the settings of system clock control registers 0 and 1.

After a reset, operation defaults to division by 8 mode. When shifting to stop mode, the main clock division select bit 0 (bit 6 at address 0006₁₆) is set to "1". The following shows the operational modes of internal clock

(1) Division by 2 mode

The main clock is divided by 2 to obtain the internal clock ϕ .

(2) Division by 4 mode

The main clock is divided by 4 to obtain the internal clock ϕ .

(3) Division by 8 mode

The main clock is divided by 8 to obtain the internal clock ϕ . Note that oscillation of the main clock must have stabilized before transferring from this mode to another mode.

(4) Division by 16 mode

The main clock is divided by 16 to obtain the internal clock ϕ .

(5) No-division mode

The main clock is used as internal clock



Protection


Table 6: Operating modes dictated by settings of system clock control registers 0 and 1

CM17	CM16	CM06	CM05	CM04	Operating mode of internal clock
0	1	0	0	Invalid	Division by 2 mode
1	0	0	0	Invalid	Division by 4 mode
Invalid	Invalid	1	0	Invalid	Division by 8 mode
1	1	0	0	Invalid	Division by 16 mode
0	0	0	0	Invalid	No-division mode

2.11 Protection

The protection function is provided so that the values in important registers cannot be changed in the event that the program runs out of control. Figure 14 shows the protect register. The values in the processor mode register 0 (address 0004_{16}), processor mode register 1 (address 0005_{16}), system clock control register 0 (address 0006_{16}), system clock control register 1 (address 0007_{16}) and frequency synthesizer registers can only be changed when the respective bit in the protect register is set to "1".

The system clock control registers 0 and 1 write-enable bit (bit 0 at $000A_{16}$) and processor mode register 0 and 1 write-enable bit (bit 1 at $000A_{16}$) do not automatically return to "0" after a value has been written to an address. The program must therefore be written to return these bits to "0".

**Figure 14: Protect register**



Interrupts

2.12 Interrupts

Table 7 and Table 8 show the interrupt sources and vector table addresses. When an interrupt is received, the program is executed from the address shown by the respective interrupt vector.

The vector table addresses for the interrupts in Table 7 are fixed (interrupt vector addresses). These interrupts are not affected by the interrupt enable flag (I flag) (non-maskable interrupts).

The vector table addresses for the interrupts in Table 8 are variable, being determined as relative to the fixed address in the interrupt table register (INTB). These interrupts can be enabled or disabled using the interrupt enable flag (I flag) (maskable interrupts). 64 vectors can be set in the interrupt table register (INTB). Any of software interrupts 0 to 63 can be assigned to each vector. By using the INT instruction to specify a software interrupt number, the program can be executed starting at the address indicated by the respective vector. The BRK instruction interrupt has interrupt vectors in both the fixed vector address and variable vector address. When the contents of FFFE₄₁₆ through FFFE₇₁₆ are all "FF₁₆", the program is executed from the address shown in the BRK instruction interrupt vector in the variable vector address.

Specify the starting address of the interrupt program in the interrupt vector. Figure 15 shows the format for specifying the address.

Table 7: Interrupt vectors (fixed interrupt vector addresses)

Interrupt source	Vector table addresses Address(L) to Address(H)	Remarks
Undefined instruction	FFFD _C ₁₆ to FFFD _F ₁₆	Interrupt on UND instruction
Overflow	FFFE ₀ ₁₆ to FFFE ₃ ₁₆	Interrupt on INTO instruction
BRK instruction	FFFE ₄ ₁₆ to FFFE ₇ ₁₆	If the vector is filled with FF ₁₆ , program execution starts from the address shown by the vector in the variable vector table
Address Match	FFFE ₈ ₁₆ to FFE _B ₁₆	There is an address-matching interrupt enable bit
Single Step (Note)	FFFE _C ₁₆ to FFE _F ₁₆	Do not use
Watchdog timer	FFFF ₀ ₁₆ to FFF ₃ ₁₆	
$\overline{\text{DBC}}$ (Note)	FFFF ₄ ₁₆ to FFF ₇ ₁₆	Do not use
NMI	FFFF ₈ ₁₆ to FFF _B ₁₆	External interrupt by NMI pin
Reset	FFFF _C ₁₆ to FFF _F ₁₆	

Note: Interrupts used for debugging purposes only

	MSB	LSB
Vector address + 0	Low address	
Vector address + 1	Mid address	
Vector address + 2	0 0 0 0	High address
Vector address + 3	0 0 0 0	0 0 0 0

Figure 15: Format for specifying interrupt vector addresses



Interrupts

Table 8: Interrupt vectors (variable interrupt vector addresses)

Software interrupt number	Vector table addresses Address(L) to Address(H)	Interrupt source	Remarks
Software interrupt number 0	+0 to +3 (Note 1)	BRK instruction	Cannot be masked by I flag
Software interrupt number 4	+16 to +19	USB Suspend	
Software interrupt number 6	+24 to +27	Resume	
Software interrupt number 7	+28 to +31	USB Start of Frame	
Software interrupt number 10	+40 to +43	Bus collision detection	
Software interrupt number 11	+44 to +47	DMA0	
Software interrupt number 12	+48 to +51	DMA1	
Software interrupt number 13	+52 to +55	Key input interrupt	
Software interrupt number 14	+56 to +59	A-D	
Software interrupt number 15	+60 to +63	UART2 transmit	
Software interrupt number 16	+64 to +67	UART2 receive	
Software interrupt number 17	+68 to +71	UART0 transmit	
Software interrupt number 18	+72 to +75	UART0 receive	
Software interrupt number 19	+76 to +79	UART1 transmit	
Software interrupt number 20	+80 to +83	UART1 receive	
Software interrupt number 21	+84 to +87	Timer A0	
Software interrupt number 22	+88 to +91	Timer A1	
Software interrupt number 23	+92 to +95	Timer A2	
Software interrupt number 24	+96 to +99	Timer A3	
Software interrupt number 25	+100 to +103	Timer A4	
Software interrupt number 26	+104 to +107	Timer B0	
Software interrupt number 27	+108 to +111	Timer B1	
Software interrupt number 28	+112 to +115	USB Reset	
Software interrupt number 29	+116 to +119	INT0	
Software interrupt number 30	+120 to +123	INT1	
Software interrupt number 31	+124 to +127	USB Function	
Software interrupt number 32 to Software interrupt number 63	+252 to +255	Software interrupt	Cannot be masked by I flag

Note 1: Address relative to address in interrupt table base address register (INTB)



Interrupts

(1) Interrupt control registers

Peripheral I/O interrupts have their own interrupt control registers. Table 9 shows the addresses of the interrupt control registers. Figure 16 shows the interrupt control registers.

The interrupt request bit is set by hardware to "0" when an interrupt request is received. The interrupt request bit can also be set by software to "0". (Do not set to "1".)

INT0 and INT1 are triggered by the edges of external inputs. The edge polarity is selected using the polarity select bit. (Other interrupts are described elsewhere.)

An interrupt must first be enabled before it can be used to cancel stop mode.

Table 9: Addresses in interrupt control register

Interrupt control register	Symbol name	Address	Interrupt control register	Symbol name	Address
Suspend-Interrupt	SUSPIC	0044 ₁₆	UART1 receive	S1RIC	0054 ₁₆
Resume interrupt	RSMIC	0046 ₁₆	Timer A0	TA0IC	0055 ₁₆
USB Start Of Frame	SOFIC	0047 ₁₆	Timer A1	TA1IC	0056 ₁₆
Bus collision detection	BCNIC	004A ₁₆	Timer A2	TA2IC	0057 ₁₆
DMA0	DM0IC	004B ₁₆	Timer A3	TA3IC	0058 ₁₆
DMA1	DM1IC	004C ₁₆	Timer A4	TA4IC	0059 ₁₆
Key input interrupt	KUPIC	004D ₁₆	Timer B0	TB0IC	005A ₁₆
A-D	ADIC	004E ₁₆	Timer B1	TB1IC	005B ₁₆
UART2 transmit	S2TIC	004F ₁₆	Reset interrupt	RSTIC	005C ₁₆
UART2 receive	S2RIC	0050 ₁₆	INT0	INT0IC	005D ₁₆
UART0 transmit	S0TIC	0051 ₁₆	INT1	INT1IC	005E ₁₆
UART0 receive	S0RIC	0052 ₁₆	USB Function	USBFIC	005F ₁₆
UART1 transmit	S1TIC	0053 ₁₆			



Interrupts




Figure 16: Interrupt control registers



Interrupts

(2) Interrupt priority

The order of priority when two or more interrupts are generated simultaneously is determined by both hardware and software.

The interrupt priority levels determined by hardware are reset > $\overline{\text{NMI}}$ > $\overline{\text{DBC}}$ > watchdog timer > peripheral I/O interrupts > single-step > address matching interrupt.

The interrupt priority levels determined by software are set in the interrupt control registers.

Figure 17 shows the circuit that judges the interrupt hardware priority level. When two or more interrupts are generated simultaneously, the interrupt with the higher software priority is selected. However, if the interrupts have the same software priority level, the interrupt is selected according to the hardware priority set in the circuit.

The selected interrupt is accepted only when the priority level is higher than the processor interrupt priority level (IPL) in the flag register (FLG) and the interrupt enable flag (I flag) is "1". Note that the reset, $\overline{\text{NMI}}$, $\overline{\text{DBC}}$, watchdog timer, single-step, address-match, BRK instruction, overflow, and undefined instruction interrupts are accepted regardless of the interrupt enable flag (I flag).



Interrupts




Figure 17: Interrupt resolution circuit



NMI Interrupt

(3) Flag changes

When an interrupt request is received, the stack pointer select flag (U flag) changes to "0" and the flag register (FLG) and program counter (PC) are saved to the stack area indicated by the interrupt stack pointer (ISP). Thereafter, the interrupt enable flag (I flag) and debug flag (D flag) change to "0" and the processor interrupt priority level (IPL) at the flag register (FLG) is replaced by the priority level of the received interrupt. However, when interrupt requests are received for software interrupts 32 to 63, the flag register (FLG) and program counter (PC) are saved to the stack shown by the stack pointer select flag (U flag) at the time the interrupt was received. The stack pointer select flag (U flag) does not change. The value of the processor interrupt priority level (IPL) in the flag register (FLG) differs in the case of reset, $\overline{\text{NMI}}$, $\overline{\text{DBC}}$, watchdog timer, single-step, address-match, BRK instruction, overflow, and undefined instruction interrupts. Table 10 shows how the IPL changes when interrupt requests are received.

Table 10: Change of IPL state when interrupt request are accepted

Interrupt	Change of IPL
Reset	Level 0 ("000 ₂ ") is set
$\overline{\text{NMI}}$	Level 7 ("111 ₂ ") is set
$\overline{\text{DBC}}$	Does not change
Watchdog timer	Level 7 ("111 ₂ ") is set
Single step	Does not change
Address match	Does not change
Software interrupt	Does not change

2.13 $\overline{\text{NMI}}$ Interrupt

An $\overline{\text{NMI}}$ interrupt is generated when the input to the P85/ $\overline{\text{NMI}}$ pin changes from "H" to "L". The $\overline{\text{NMI}}$ interrupt is a non-maskable external interrupt. The pin level can be checked in the port P85 register (bit 5 at address 03F0₁₆).

This pin cannot be used as a normal port input.

Notes:

- (1) When not intending to use the $\overline{\text{NMI}}$ function, be sure to connect the $\overline{\text{NMI}}$ pin to VCC. Because the $\overline{\text{NMI}}$ interrupt is non-maskable, it cannot be disabled.
- (2) When the $\overline{\text{NMI}}$ pin input is "L", do not set the microcomputer in stop mode or wait mode. The $\overline{\text{NMI}}$ interrupt is triggered by the falling edge, so the "L" level does not need to be maintained longer than necessary.



Key-Input Interrupt

2.14 Key-Input Interrupt

If the direction register of any of pin of Port0 or Port1 is set for input and a falling edge is input to that port, a key-input interrupt is generated. A key-input interrupt can also be used as a key-on wakeup function for cancelling the wait mode or stop mode. Figure 18 shows the block diagram of the key-input interrupt.




Figure 18: Block diagram of key input interrupt

(1) Enabling/disabling the key-input interrupt

The key-input interrupt can be enabled and disabled using the key-input interrupt register (004D₁₆). The key-input interrupt is affected by the interrupt priority level (IPL) and the interrupt enable flag (I flag).

(2) Occurrence timing of the key-input interrupt

With key-input interrupt acceptance enabled, ports P0 and P1, which are set to input, become key-input interrupt pins ($\overline{\text{KI0}}$ through $\overline{\text{KI15}}$). A key-input interrupt occurs when a falling edge is input to a key-input interrupt pin. At this moment, the level of other key-input interrupt pins must be “H”. No interrupt occurs when the level of any other key-input interrupt pins is “L”.

(3) How to determine a key-input interrupt

A key-input interrupt occurs when a falling edge is input to one of 16 pins, but each pin has the same vector address. Therefore, read the input level of ports P0 and P1 in the key-input interrupt routine to determine the interrupted pin.

(4) Registers related to the key-input interrupt

Figure 19 shows the memory map of key-input interrupt-related registers.




Figure 19: Memory map of key-input interrupt-related registers



Address Match Interrupt

2.15 Address Match Interrupt

An address match interrupt is generated when the address match interrupt address register contents match the program counter value. Two address match interrupts can be set, each of which can be enabled and disabled by an address match interrupt enable bit. Address match interrupts are not affected by the interrupt enable flag (I flag) and processor interrupt priority level (IPL).

Figure 20 shows the address match interrupt-related registers.




Figure 20: Address match interrupt-related registers



Watchdog Timer

2.16 Watchdog Timer

The watchdog timer has the function of detecting when the program is out of control. The watchdog timer is a 15-bit counter that decrements using the clock derived by dividing the internal clock ϕ using the prescaler. A watchdog timer interrupt is generated when an underflow occurs in the watchdog timer. Bit 7 of the watchdog timer control register (address 000F₁₆) selects the prescaler division ratio (by 16 or 128). Table 11 shows the periodic table for the watchdog timer

Table 11: Watchdog timer periodic table (XIN = 10MHz)

CM06	CM17	CM16	Internal clock ϕ	WDC7	Period
0	0	0	10MHz	0	Approx. 52.4ms (Note)
				1	Approx. 419.2ms (Note)
0	0	1	5MHz	0	Approx. 104.9ms (Note)
				1	Approx. 838.8ms (Note)
0	1	0	2.5MHz	0	Approx. 209.7ms (Note)
				1	Approx. 1.68s (Note)
0	1	1	0.625MHz	0	Approx. 838.8ms (Note)
				1	Approx. 6.71s (Note)
1	Invalid	Invalid	1.25MHz	0	Approx. 419.2ms (Note)
				1	Approx. 3.35s (Note)

Note: Error is generated by the prescaler

The watchdog timer is initialized by writing to the watchdog timer start register (address 000E₁₆) and when a watchdog timer interrupt request is generated. The prescaler is initialized only when the microcomputer is reset. After a reset is cancelled, the watchdog timer and prescaler are both stopped. The count is started by writing to the watchdog timer start register (address 000E₁₆).

Figure 21 shows the block diagram of the watchdog timer. Figure 22 shows the watchdog timer-related registers.




Figure 21: Block diagram of watchdog timer



Watchdog Timer




Figure 22: Watchdog timer control and start registers



Frequency Synthesizer Circuit

2.17 Frequency Synthesizer Circuit

The Frequency Synthesizer Circuit generates a 48MHz clock needed by the USB block and a clock f_{SYN} that are both a multiple of the external input reference clock f_{IN} . A block diagram of the circuit is shown in Figure 23.




Figure 23: Frequency Synthesizer Circuit

The frequency synthesizer consists of a prescaler, frequency multiplier macro, a frequency divider macro, and five registers, namely FSP, FSM, FSC, FSD, and FSCCR. Clock f_{IN} is prescaled down using FSP to generate f_{PIN} . f_{PIN} is multiplied using FSM to generate an f_{VCO} clock which is then divided using FSD to produce the clock f_{SYN} . The f_{VCO} clock is optimized for 48 MHz operation and is buffered and sent out of the frequency synthesizer block as signal f_{USB} . This signal is used by the USB block.

(1) Prescaler

Clock f_{PIN} is a divided down version of clock f_{IN} (see Figure 24). The relationship between f_{PIN} and the clock input to the prescaler (f_{IN}) is as follows:

- $f_{\text{PIN}} = f_{\text{IN}} / 2(n+1)$ where n is a decimal number between 0 and 254.
Setting FSP to 255 disables the prescaler and $f_{\text{PIN}} = f_{\text{IN}}$.

MSB 7	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	LSB 0	Address: 03DE ₁₆ Access: R/W Reset: FF ₁₆
----------	-------	-------	-------	-------	-------	-------	-------	-------	----------	-----------------------------------------------------------------------

f _{PIN}	FSP		f _{IN}
	Dec(n)	Hex(n)	
12 MHz	255	FF	12.00 MHz
1 MHz	5	05	12.00 MHz
2 MHz	2	02	12.00 MHz
3 MHz	1	01	12.00 MHz
6 MHz	0	00	12.00 MHz

$$f_{IN}/2(n+1) = f_{PIN}$$

Figure 24: Frequency Synthesizer Prescaler Register (FSP)



Frequency Synthesizer Circuit

(2) Multiplier

Clock f_{VCO} is a multiplied up version of clock f_{PIN} (See Figure 25). The relationship between f_{VCO} and the clock input to the multiplier (f_{PIN}) from the prescaler is as follows:

- $f_{VCO} = f_{PIN} \times 2(n+1)$ where n is the decimal equivalent of the value loaded in FSM.
Setting FSM to 255 disables the multiplier and $f_{VCO} = f_{PIN}$.

Note: n must be chosen such that f_{VCO} equals 48 MHz.

MSB 7	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	LSB 0	Address: 03DD ₁₆
										Access: R/W
									Reset: FF ₁₆	

f _{PIN}	FSM		f _{VCO}
	Dec(n)	Hex(n)	
320 kHz	74	4A	48.00 MHz
2 MHz	11	0B	48.00 MHz
4 MHz	5	05	48.00 MHz
6 MHz	3	03	48.00 MHz
12 MHz	1	01	48.00 MHz

$$f_{PIN} \times 2^{(n+1)} = f_{VCO}$$

Figure 25: Frequency Synthesizer Multiply Register (FSM)

(3) Divider

Clock f_{SYN} is a divided down version of clock f_{VCO} (See Figure 26). The relationship between f_{SYN} and the clock input to the divider (f_{VCO}) from the multiplier is as follows:

- $f_{SYN} = f_{VCO} / 2(m+1)$ where m is the decimal equivalent of the value loaded in FSD.
Setting FSD to 255 disables the divider and $f_{SYN} = f_{VCO}$.

MSB 7	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	LSB 0	Address: 03DF ₁₆ Access: R/W Reset: FF ₁₆
----------	-------	-------	-------	-------	-------	-------	-------	-------	----------	-----------------------------------------------------------------------

f _{VCO}	FSD		f _{SYN}
	Dec(m)	Hex(m)	
48.00 MHz	1	01	12.00 MHz
48.00 MHz	127	7F	187.50 KHz

$$f_{VCO}/2(m+1) = f_{SYN}$$

Figure 26: Frequency Synthesizer Divide Register (FSD)



Frequency Synthesizer Circuit

The FSC0 bit in the FSC Control Register enables the frequency synthesizer block. When disabled (FSC0 = "0"), f_{VCO} is held at either a high or low state. When the frequency synthesizer control bit is active (FSC0 = "1"), a lock status (LS = "1") indicates that f_{SYN} and f_{VCO} are the correct frequency. The LS and FSC0 control bits in the FSC Control register are shown in Figure 27.

When using the frequency synthesizer, a low-pass filter must be connected to the LPF pin.

Once the frequency synthesizer is enabled, a delay of 2-5ms is recommended before the output of the frequency synthesizer is used. This is done to allow the output to stabilize. It is also recommended that none of the registers be modified once the frequency synthesizer is enabled as it will cause the output to be temporarily (2-5ms) unstable. The CPU and USB clock sources are selected via the Frequency Synthesizer Clock Control register (FSCCR). See Figure 28

MSB 7		LS	CHG1	CHG0	Reserved	Reserved	VCO1	VCO0	FSE	LSB 0	
		FSE			Frequency Synthesizer Enable - Bit 0 0: Disabled 1: Enabled						
		VCO1,0			VCO Gain Control - Bits 2,1 <div> <div>Bit 2</div> <div>Bit 1</div> <div>0 0: Lowest Gain (recommended)</div> <div>0 1: Low Gain</div> <div>1 0: High Gain</div> <div>1 1: Highest Gain</div> </div>						
		Bits 4,3 CHG1,0			Reserved (Read/Write "0") LPF Current Control - Bits 6,5 <div> <div>Bit 6</div> <div>Bit 5</div> <div>0 0: Disabled</div> <div>0 1: Low Current</div> <div>1 0: Intermediate Current (recommended)</div> <div>1 1: High Current</div> </div>						
		LS			Frequency Synthesizer Lock Status (Read Only; Write "0") - Bit 7 0: Unlocked 1: Locked						

Address: 03DC₁₆

Access: R/W

Reset: 60₁₆

Figure 27: Frequency Synthesizer Control Register (FSC)

MSB 7	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved	FSCCR1	FSCCR0	LSB 0	Address: 03DB ₁₆ Access: R/W Reset: 00 ₁₆
	FSCCR0						Clock Source Selection- Bit 0 0: X _{in} 1: f _{SYN}			
	FSCCR1						USB Clock Source Selection- Bit 1 0: f _{USB} = f _{VCO} 1: f _{USB} = f _{Xin}			
	Bits 7-2						Reserved (Read/Write "0")			

Figure 28: Frequency Synthesizer Clock Control Register (FSCCR)



Universal Serial Bus

2.18 Universal Serial Bus

The Universal Serial Bus (USB) has the following features:

- Complete USB Specification (version 1.0) Compatibility
- Error-handling capabilities
- FIFOs:
 - Endpoint 0: IN 32-byte OUT 32-byte
 - Endpoint 1: IN 128-byte OUT 128-byte
 - Endpoint 2: IN 32-byte OUT 32-byte
 - Endpoint 3: IN 32-byte OUT 32-byte
 - Endpoint 4: IN 32-byte OUT 32-byte
- Nine Endpoints - Control endpoint (Endpoint 0 - bidirectional) plus four IN and four OUT endpoints
- Complete Device Configuration
- Supports All Device Commands
- Supports Full-Speed Functions
- Support of All USB Transfer Types:
 - Isochronous
 - Bulk
 - Control
 - Interrupt
- Suspend/Resume Operation
- On-chip USB Transceiver with voltage converter
- Start-of-frame interrupt and output pin

USB Function Control Unit (USB FCU)

The implementation of the USB by this device is accomplished chiefly through the device's USB Function Control Unit (See Figure 29). The Function Control Unit's overall purpose is to handle the USB packet protocol layer. The Function Control Unit notifies the MCU that a valid token has been received. When this occurs, the data portion of the token is routed to the appropriate FIFO. The MCU transfers the data to, or from, the host by interacting with that endpoint's FIFO and CSR register.

The USB Function Control Unit is composed of five sections:

- Serial Interface Engine (SIE)
- Generic Function Interface (GFI)
- Serial Engine Interface Unit (SIU)
- Microcontroller Interface (MCI)
- USB Transceiver

Serial Interface Engine

The SIE interfaces to the USB serial data and handles deserialization/serialization of data, NRZI encoding decoding, clock extraction, CRC generation and checking, bit stuffing, and other specifications pertaining to the USB protocol such as handling inter-packet time-outs and packet ID (PID) decoding.



Universal Serial Bus

Generic Function Interface

The GFI handles the all USB standard requests from the host through the control endpoint (endpoint zero), handles Bulk, Isochronous and Interrupt transfers through endpoints 1-4. The GFI handles read pointer reversal for re-transmit the current data set; write pointer reversal for reception of the last data set; data toggle synchronization.

Serial Engine Interface Unit

The SIU block decodes the Address and Endpoint fields from the USB host.

Microcontroller Interface

The MCI block handles the Microcontroller interface and performs address decoding and synchronization of control signals.

USB Transceiver

The USB transceiver, designed to interface with the physical layer of the USB, is compliant with the USB Specification (version 1.0) for high speed devices. It consists of two 6-ohm drivers, a receiver, and schmitt triggers for single-ended receive signals.

The transceiver also includes a voltage converter. The voltage converter can supply 3.0 - 3.6V to the transmitter when the rest of the chip (CPU, USB FCU) operates at 4.15 - 5.25V. To enable the voltage converter, set bit 4 of the USB Control Register (USBC) to a "1". To disable the voltage converter, set bit 4 of the USBC to a "0". Refer to Section 5.5 "USB Transceiver" for more detailed information.




Figure 29: USB Function Control Unit Block Diagram

USB Interrupts

There are two types of USB interrupts in this device: the first type is the USB function (including overrun/underrun USB, reset, suspend and resume) interrupt, used to control the flow of data and USB power control; the second type is start-of-frame (SOF) interrupt, used to monitor the transfer of isochronous (ISO) data.

USB Function Interrupt

Endpoints 1-4 each have two interrupt status bits associated with them to control the data transfer or to report a STALL/UNDER_RUN/OVER_RUN condition. The EPx_OUT_INT bit is set when the USB FCU successfully receives a packet of data, or sets the FORCE_STALL bit, or the OVER_RUN bit of the Endpoint x OUT CSR. The EPx_IN_INT bit is set when the USB FCU successfully sends a packet of data, or sets the UNDER_RUN bit of the Endpoint x IN CSR. Endpoint 0 - the control endpoint - has one interrupt status bit associated with it to control the data transfer or report a STALL condition. The EP0_INT is set when the USB FCU successfully receives/sends a packet of data, or sets the SETUP_END bit, the FORCE_STALL bit, or clears the DATA_END bit in the Endpoint 0 IN CSR. Each endpoint interrupt is enabled by setting the corresponding bit in the USB Interrupt Enable Register 1 and 2. The USB Interrupt Status Register 1 and 2 are used to indicate



Universal Serial Bus

pending interrupts for a given endpoint. The USB FCU sets the interrupt status bits. The CPU writes a "1" to clear the corresponding status bit. By writing back the same value it read, the CPU will clear all the existing interrupts. The CPU must read then write both status registers, writing status register 1 first and status register 2 second to guarantee proper operation.

The suspend interrupt status bit is set if a USB suspend signal is received. If the device is in suspend mode, the resume interrupt status bit is set when a USB resume signal is received. There is a single interrupt enable bit for both of suspend and resume interrupts (bit 7 of the interrupt enable register 2).

The USB reset interrupt status bit is set if a USB reset signal is received. When this bit is set, all USB internal registers is reset to their default values except this bit itself. This bit is cleared by the CPU writing a "0" to it. When the CPU detects a USB reset interrupt, it needs to re-initialize the USB block in order to accept packets from the host.

The Over/Underrun status bit is set (applicable to endpoints used for isochronous data transfer), when an overrun condition occurs in an endpoint (CPU is too slow to unload the data from the FIFO), or when an underrun condition occurs in an endpoint (CPU is too slow to load the data to the FIFO).

The USB Function Interrupt (sum of all individual function interrupts) is enabled by setting the corresponding bit in the Interrupt Control Register of the Interrupt Control Unit.

USB SOF Interrupt

The USB SOF (Start-Of-Frame) interrupt is used to control the transfer of isochronous data. The USB FCU generates a start-of-frame interrupt when a start-of-frame packet is received. The USB SOF interrupt is enabled by setting the corresponding bit in the Interrupt Control Register of the Interrupt Control Unit.

USB Endpoint FIFOs

The USB FCU has an IN (transmit) FIFO and an OUT (receive) FIFO for each endpoint. Both FIFOs support up to two separate data sets of variable size (except Endpoint 0), and provide the ability of back-to-back transmission and reception. Throughout this specification, the terms "IN FIFO" and "OUT FIFO" refer these FIFOs associated with the current endpoint.

In the event of a bad transmission/reception, the USB FCU handles all the read/write pointer reversal and data set management tasks when it is applicable.

IN (Transmit) FIFOs

The CPU/DMA writes data to the endpoint's IN FIFO location specified by the FIFO write pointer, which automatically increments by "1" after a write.

Endpoint 0 IN FIFO Operation:

The CPU writes a "1" to the IN_PKT_RDY bit after it finishes writing a packet of data to the IN FIFO. The USB FCU clears the IN_PKT_RDY bit after the packet is successfully transmitted to the host (ACK is received from the host) or the SETUP_END bit of the IN CSR is set to a "1".

Endpoint 1-4 IN FIFO Operation when AUTO_SET (bit 7 of IN CSR) = "0":

MAXP > half of the IN FIFO size: The CPU writes a "1" to IN_PKT_RDY bit after the CPU/DMAC finishes writing a packet of data to the IN FIFO. The USB FCU clears TX_NOT_EMPTY bit after the packet is successfully transmitted to the host (ACK is received from the host). The CPU should only write data to the IN FIFO if the TX_NOT_EMPTY bit of the IN CSR is a "0".

MAXP ≤ half of the IN FIFO size: The CPU writes a "1" to the IN_PKT_RDY bit after the CPU/DMAC finishes writing a packet of data to the IN FIFO. If only one packet of data is the FIFO TX_NOT_EMPTY bit gets set to a "1" and the IN_PKT_RDY bit gets clear to a '0'. If two packets of data in the FIFO, then the TX_NOT_EMPTY bit gets set to a "1" and the IN_PKT_RDY bit stays as a "1" (the FIFO can hold up to two data packets at the same time in this configuration, for back-to-back transmission). The CPU should only write data to the IN FIFO if the IN_PKT_RDY bit of the IN CSR is a "0".

Endpoint 1-4 IN FIFO Operation when AUTO_SET (bit 7 of IN CSR) = "1":

MAXP > half of the IN FIFO size: When the number of bytes of data equal to the MAXP (maximum packet size) is written to the IN FIFO by the CPU/DMAC, the USB FCU sets the TX_NOT_EMPTY bit to a "1" automatically. The USB FCU clears the TX_NOT_EMPTY bit after the packet is successfully transmitted to the host (ACK is received from the host). The CPU should only write data to the IN FIFO if the TX_NOT_EMPTY bit of the IN CSR is a "0".



Universal Serial Bus

MAXP \leq half of the IN FIFO size: When the number of bytes of data equal to the MAXP (maximum packet size) is written to the IN FIFO by the CPU/DMAC, the USB FCU sets the TX_NOT_EMPTY/IN_PKT_RDY bits to a "1" automatically depends on FIFO status. If only one packet of data is the FIFO TX_NOT_EMPTY bit gets set to a '1' and the IN_PKT_RDY bit get clear to a "0". If two packets of data in the FIFO then both the TX_NOT_EMPTY bit gets set to a "1" and the IN_PKT_RDY bit gets set to a "1" (the FIFO can hold up to two data packets at the same time in this configuration, for back-to-back transmission). The CPU should only write data to the IN FIFO if the IN_PKT_RDY bit of the IN CSR is a "0".

A software or a hardware flush acts as if a packet is being successfully transmitted out to the host. If there is one packet in the IN FIFO, a flush causes the IN FIFO to be empty, if there are two packets in the IN FIFO, a flush causes the older packet to be flushed out from the IN FIFO. Flush updates the IN FIFO status (IN_PKT_RDY and TX_NOT_EMPTY bits).

The status of the endpoint 1-4 IN FIFO for both of the above cases, could be obtained from the IN CSR as shown in Table 12 .

Table 12: TA FIFO Status

IN_PKT_RDY	TX_NOT_EMPTY	TX FIFO Status
0	0	No data packet in TX FIFO
0	1	One data packet in TX FIFO if MAXP \leq half of the FIFO size.
X	1	One data packet in TX FIFO if MAXP \geq half of the FIFO size.
1	0	Invalid
1	1	Two data packets in TX FIFO if MAXP \leq half of the FIFO size

Interrupt Endpoints:

Any endpoint can be used for interrupt transfers. For normal interrupt transfers, the interrupt transactions behave the same as bulk transactions, i.e., no special setting is required. The IN endpoints may also be used to communicate rate feedback information for certain types of isochronous functions. This is done by setting the INTPT bit in the IN CSR register of the corresponding endpoint. When the INTPT bit is set, the data toggle bits is changed after each packet is sent to the host without regard to the presence or type of handshakepacket.

The following outlines the operation sequence for an IN endpoint used to communicate rate feedback information:

1. Set MAXP $>$ 1/2 of the endpoint's FIFO size;
2. Set INTPT bit of the IN CSR;
3. Flush the old data in the FIFO;
4. Load interrupt status information and set IN_PKT_RDY bit in the IN CSR;
5. Repeat steps 3 & 4 for all subsequent interrupt status updates.

Out (Receive) FIFOs

The USB FCU writes data to the endpoint's OUT FIFO location specified by the FIFO write pointer, which automatically increments by one after a write. When the USB FCU has successfully received a data packet, it sets the OUT_PKT_RDY bit to a "1" in the OUT CSR. The CPU/DMAC only reads data from the OUT FIFO if the OUT_PKT_RDY bit of the OUT CSR is a "1".

Endpoint 0 OUT FIFO Operation:

The USB FCU sets the OUT_PKT_RDY bit to a '1' after it has successfully received a packet of data from the host. The CPU writes a "0" to the OUT_PKT_RDY bit after the packet of data is unloaded from the OUT FIFO by the CPU.

Endpoint 1-4 OUT FIFO Operation when AUTO_CLR (bit 7 of OUT CSR) = "0":

MAXP $>$ half of the OUT FIFO size: The USB FCU sets the OUT_PKT_RDY bit to a "1" after it has successfully received a packet of data from the host. The CPU writes a "0" to the OUT_PKT_RDY bit after the packet of data is unloaded from the OUT FIFO by the CPU/DMAC.



Universal Serial Bus

MAXP <= half of the OUT FIFO size: The USB FCU sets the OUT_PKT_RDY bit to a "1" after it has successfully received a packet of data from the host. The CPU writes a "0" to the OUT_PKT_RDY bit after the packet of data is unloaded from the OUT FIFO by the CPU/DMAC. In this configuration, the FIFO can store up to two data packets at the same time, for back-to-back reception. Therefore, the OUT_PKT_RDY bit may remain set after the CPU writes a "0" to it if there is another packet in the OUT FIFO.

Endpoint 1-4 OUT FIFO Operation when AUTO_CLR (bit 7 of OUT_CSR) = "1":

MAXP > half of the OUT FIFO size: The USB FCU sets the OUT_PKT_RDY bit to a "1" after it has successfully received a packet of data from the host. The USB FCU clears the OUT_PKT_RDY bit to a '0' automatically when the number of bytes of data equal to the MAXP (maximum packet size) is unloaded from the OUT FIFO by the CPU/DMAC.

MAXP <= half of the OUT FIFO size: The USB FCU sets the OUT_PKT_RDY bit to a "1" after it has successfully received a packet of data from the host. The USB FCU clears the OUT_PKT_RDY bit to a "0" automatically when the number of bytes of data equal to the MAXP (maximum packet size) is unloaded from the OUT FIFO by the CPU/DMAC. In this configuration, the FIFO can hold up to two data packets at the same time, for back-to-back reception. Therefore, the OUT_PKT_RDY bit may remain set after one packet (size equal to MAXP) of data is unloaded if there is another packet in the OUT FIFO.

A software flush acts as if a packet is being unloaded from the OUT FIFO. If there is one packet in the OUT FIFO, a flush causes the OUT FIFO to be empty, if there are two packets in the OUT FIFO, a flush causes the older packet to be flushed out from the OUT FIFO.

USB Special Function Registers

The MCU controls USB operation through the use of special function registers (SFR). This section describes in detail each USB related SFR. Some USB special function registers have a mix of read/write, read only, and write only register bits. Additionally, the bits may be configured to allow the user to write only a "0" or a "1" to individual bits. When accessing these registers, writing a "0" to a register that can only be set to a "1" by the CPU has no effect on that register bit. Each figure and description of the special function registers details this operation.

USB attach / detach register

The USB attach / detach register is shown in Figure 30. The register is used to detach the USB function from a USB host without physically disconnecting the USB cable. The register is enabled in this special mode by setting PORT83_SECOND high, this forces Port 8_3 to operate as a pull-up for D+ (it tri-states the port output driver and forces a "1" if Port 8_3 is read). When the attach/detach bit is high, an attach is detected by the host; when set low, a detach is registered by the host. A 1.5K ohm pull-up resistor must be added externally from port 8₃ to D+ to enable this mode. This mode is bypassed when EXTCAP is used to pull up D+ via a 1.5 K ohm resistor.




Figure 30: USB attach / detach register



Universal Serial Bus

The USB Control Register, shown in Figure 31, is used to control the USB FCU (for Microsoft Legacy Application, please see Addendum). This register is not reset by a USB reset signaling. After the USB is enabled (USBC7 set to "1"), a minimum delay of 250ns (three 12 MHz clock periods) is needed before performing any other USB register read/write operations.

MSB 7	USBC7	USBC6	USBC5	USBC4	USBC3	Reserved	Reserved	Reserved	LSB 0	Address: 000C ₁₆ Access: R/W Reset: 00 ₁₆
	Bit 2:0 Reserved									
	USBC3 Transceiver Voltage Converter High/Low Current Mode Selection Bit (bit 3)									
	0: High current mode, for USB normal operation									
	1: Low current mode, for USB suspend operation									
	USBC4 USB Transceiver Voltage Converter Enable Bit (bit 4)									
	0: USB transceiver voltage converter disabled									
	1: USB transceiver voltage converter enabled									
	USBC5 USB Clock Enable Bit (bit 5)									
	0: 48 MHz clock to the USB block is disabled.									
	1: 48 MHz clock to the USB block is enabled.									
	USBC6 USB S $\overline{\text{O}}$ F Port Select Bit (bit 6)									
	0: USB S $\overline{\text{O}}$ F output is disabled. P8 ₆ is used as GPIO pin.									
	1: USB S $\overline{\text{O}}$ F output is enabled									
	USBC7 USB Enable Bit (bit 7)									
	0: USB block is disabled, all USB internal registers are held at their default values.									
	1: USB block is enabled									

Figure 31: USB Control Register (for Microsoft Legacy Application, see Addendum)

The USB Function Address Register, shown in Figure 32, maintains the 7-bit USB address assigned by the host. The USB FCU uses this register value to decode USB token packet addresses. At reset, when the device is not yet configured, the value is 00₁₆.

MSB 7	Reserved	FUNAD6	FUNAD5	FUNAD4	FUNAD3	FUNAD2	FUNAD1	FUNAD0	LSB 0	Address: 0300 ₁₆ Access: R/W Reset: 00 ₁₆
	FUNAD6:0 7-bit programmable Function Address (bits 6-0)									
	Bit 7 Reserved (Read/Write "0")									

Figure 32: USB Function Address Register

The USB Power Management Register, shown in Figure 33, is used for power management in the USB FCU.

MSB 7	Reserved	Reserved	Reserved	Reserved	Reserved	WAKEUP	RESUME	SUSPEND	LSB 0	Address: 0301 ₁₆ Access: R/W Reset: 00 ₁₆
	SUSPEND USB Suspend Detection Flag (bit 0) (Write "0" only or Read)									
	0: No USB suspend signal detected									
	1: USB suspend signal detected									
	RESUME USB Resume Detection Flag (bit 1) (Write "0" only or Read)									
	0: No USB resume signal detected									
	1: USB resume signal detected									
	WAKEUP USB Remote Wake-up Bit (bit 2)									
	0: End remote resume signaling									
	1: Remote resume signaling (If SUSPEND = "1")									
	Bit 7:3 Reserved (Read/Write "0")									

Figure 33: USB Power Management Register



Universal Serial Bus

USB Suspend Detection Flag

When the USB FCU receives a USB suspend signaling, it sets the SUSPEND bit and generates an interrupt. The CPU writes a “0” to clear this bit when the device is resumed by the host (resume interrupt is generated and Resume Detection Flag is set) or remote wake-up by itself (The CPU writes a “1” to Remote Wake-up Bit).

USB Resume Detection Flag

When the USB FCU is in suspend mode and receives a USB resume signaling, it sets the RESUME bit, and generates an interrupt. The CPU writes a “0” to clear this bit.

USB Remote Wake-up Bit

The CPU writes a “1” to the WAKEUP bit for remote wake-up. While this bit is set, and the USB FCU is in suspend mode, it generates a resume signaling to the host. The CPU must keep this bit set for a minimum of 10ms and a maximum of 15ms before writing a “0” to this bit.

The USB FCU is able to generate a USB function interrupt as discussed in “USB Interrupt” section .

USB Interrupt Status Registers, shown in Figures 34 and 35, are used to indicate the condition that caused a USB function interrupt to the CPU. A “1” indicates the corresponding condition caused a USB function interrupt. The USB Interrupt Status Registers can be cleared by writing back to the register the same value that was read. To ensure proper operation, the CPU reads both USB interrupt status registers, then write back the same values it read to these two registers for clearing the status bits. The CPU must write the USB Interrupt Status Register 1 first, then the USB Interrupt Status Register 2. The registers cannot be cleared by writing a “0” to the bits that are a “1”.

MSB 7	INTST7	INTST6	INTST5	INTST4	INTST3	INTST2	Reserved	INTST0	LSB 0	Address: 0302 ₁₆ Access: R/W Reset: 00 ₁₆
	INTST0	USB Endpoint 0 Interrupt Status Flag (bit 0)								
	Bit 1	Reserved (Read/Write "0")								
	INTST2	USB Endpoint 1 IN Interrupt Status Flag (bit 2)								
	INTST3	USB Endpoint 1 OUT Interrupt Status Flag (bit 3)								
	INTST4	USB Endpoint 2 IN Interrupt Status Flag (bit 4)								
	INTST5	USB Endpoint 2 OUT Interrupt Status Flag (bit 5)								
	INTST6	USB Endpoint 3 IN Interrupt Status Flag (bit 6)								
	INTST7	USB Endpoint 3 OUT Interrupt Status Flag (bit 7)								
		0: No interrupt request issued 1: Interrupt request issued								

Figure 34: USB Interrupt Status Register 1

INTST0 is set to a “1” by the USB FCU if (in Endpoint 0 CSR):

- Successfully receives a packet of data
- Successfully sends a packet of data
- EP0CSR3 (DATA_END) bit is cleared
- EP0CSR4 (FORCE_STALL) bit is set
- EP0CSR5 (SETUP_END) bit is set

INTST2, INTST4, INTST6 or INTST8 is set to a “1” by the USB FCU if (in Endpoint x IN CSR):

- Successfully sends a packet of data
- INXCSR1 (UNDER_RUN) bit is set



Universal Serial Bus

INTST3, INTST5, INTST7 or INTST9 is set to a “1” by the USB FCU if (in Endpoint xOUT CSR):

- Successfully receives a packet of data
- OUTXCSR1 (OVER_RUN) bit is set
- OUTXCSR4 (FORCE_STALL) bit is set

MSB 7	INTST15	INTST14	INTST13	INTST12	Reserved	Reserved	INTST9	INTST8	LSB 0	Address: 0303 ₁₆
	INTST8	USB Endpoint 4 In Interrupt Status Flag (bit 0)								Access: R/W
	INTST9	USB Endpoint 4 Out Interrupt Status Flag (bit 1)								Reset: 00 ₁₆
	Bit 3:2	Reserved (Read/Write "0")								
	INTST12	USB Overrun/Underrun Interrupt Status Flag (bit 4)								
	INTST13	USB Reset Interrupt Status Flag (bit 5)								
	INTST14	USB Resume Signaling Interrupt Status Flag (bit 6)								
	INTST15	USB Suspend Signaling Interrupt Status Flag (bit 7)								
		0: No interrupt request issued								
		1: Interrupt request issued								

Figure 35: USB Interrupt Status Register 2

INTST12 is set to a “1” by the USB FCU if an overrun or underrun condition occurs in any of the endpoints.

INTST13 is set to a “1” by the USB FCU if a USB reset signaling from the host is received. All other USB internal registers is reset to their default values.

INTST14 is set to a “1” by the USB FCU if a USB resume signaling is received from the host.

INTST15 is set to a “1” by the USB FCU if a USB suspend signaling is received from the host.

The USB Interrupt Enable Registers, shown in Figure 36 and Figure 37, are used to enable the corresponding interrupt status conditions, which can generate a USB function interrupt. If the bit to a corresponding interrupt condition is “0”, that condition does not generate a USB function interrupt. If the bit is a “1”, that condition can generate a USB function interrupt. Upon reset, all USB interrupt status conditions are enabled except bit 7 of USB Interrupt Enable Register 2 (that is, suspend and resume interrupt is disabled).

MSB 7	INTEN7	INTEN6	INTEN5	INTEN4	INTEN3	INTEN2	Reserved	INTEN0	LSB 0	Address: 0304 ₁₆
	INTEN0	USB Endpoint 0 In Interrupt Enable Bit (bit 0)								Access: R/W
	Bit 1	Reserved (Read/Write "0")								Reset: FF ₁₆
	INTEN2	USB Endpoint 1 IN Interrupt Enable Bit (bit 2)								
	INTEN3	USB Endpoint 1 OUT Interrupt Enable Bit (bit 3)								
	INTEN4	USB Endpoint 2 IN Interrupt Enable Bit (bit 4)								
	INTEN5	USB Endpoint 2 OUT Interrupt Enable Bit (bit 5)								
	INTEN6	USB Endpoint 3 IN Interrupt Enable Bit (bit 6)								
	INTEN7	USB Endpoint 3 OUT Interrupt Enable Bit (bit 7)								
	0: Interrupt disabled									
	1: Interrupt enabled									

Figure 36: USB Interrupt Enable Register 1



Universal Serial Bus




Figure 37: USB Interrupt Enable Register 2

The USB Frame Number Low Register, shown in Figure 38, contains the lower 8 bits of the 11-bit frame number received from the host. The USB Frame Number High Register, shown in Figure 39 contains the upper 3 bits of the 11-bit frame number received from the host.




Figure 38: USB Frame Number Low Register




Figure 39: USB Frame Number High Register


The USB ISO Control Register, shown in Figure 40, contains two global bits, ISO_UPD and AUTO_FL for endpoints 1-4 regarding the isochronous data transfer.

If ISO_UPD = "0", a data packet in an endpoint's IN FIFO is always 'ready to transmit' upon receiving the next IN_TOKEN from the host (with matched address & endpoint number). If ISO_UPD = "1" and the ISO bit of the corresponding endpoint's IN CSR is set, then the internal 'ready to transmit' signal to the transmit control logic is delayed until the next SOF. In this way, the data loaded in frame n is transmitted out in frame n+1. The ISO_UPD bit is a global bit for endpoints 1 to 4, and works with isochronous pipes only.




If AUTO_FL = "1", ISO_UPD = "1", and a particular IN endpoint's ISO bit is set, then at the time the USB FCU detects a SOF packet, if the corresponding IN endpoint's IN_PKT_RDY = "1", the USB FCU automatically flushes the oldest packet from the IN FIFO. In this case, IN_PKT_RDY = "1" indicates that two data packets are in the IN FIFO. Since, for ISO transfer, double buffering is a requirement, MAXP must be set to less than or equal to 1/2 of the FIFO size.



Universal Serial Bus

**Figure 40: USB ISO Control Register**

The USB DMAx Request Registers, shown in Figures 41 and 42, are used to select the USB Endpoint x FIFO read/write request as DMAC channel 0 or channel 1 request source. Figure 43 shows the USB endpoint enable register. The USB DMA0 (DMA1) Request Register has only one bit set at any given time. If multiple bits are set, then no request is selected.

**Figure 41: USB DMA0 Request Register****Figure 42: USB DMA1 Request Register****Figure 43: USB Endpoint enable register**



Universal Serial Bus

The **Endpoint 0 CSR** (Control & Status Register), shown in Figure 44, contains the control and status information of Endpoint 0.

MSB 7	EP0CSR7	EP0CSR6	EP0CSR5	EP0CSR4	EP0CSR3	EP0CSR2	EP0CSR1	EP0CSR0	LSB 0	Address: 0311 ₁₆
		EP0CSR0	OUT_PKT_RDY Flag (bit 0) (Read Only - Write "0")							Access: R/W
			0: Out packet is not ready							Reset 00 ₁₆
			1: Out packet is ready							
		EP0CSR1	IN_PKT_RDY Bit (bit 1) (Write "1" only or Read)							
			0: In packet is not ready							
			1: In packet is ready							
		EP0CSR2	SEND_STALL Bit (bit 2) (Write "1" only or Read)							
			0: No action							
			1: Stall Endpoint 0 by the CPU							
		EP0CSR3	DATA_END Bit (bit 3) (Write "1" only or Read)							
			0: No action							
			1: Last packet of data transferred from/to the FIFO							
		EP0CSR4	FORCE_STALL Flag (bit 4) (Write "0" only or Read)							
			0: No action							
			1: Stall Endpoint 0 by the USB FCU							
		EP0CSR5	SETUP_END flag (bit 5) (Read Only - Write "0")							
			0: No action							
			1: Control transfer ended before the specific length of data is transferred during the data phase							
		EP0CSR6	SERVICED_OUT_PKT_RDY Bit (bit 6) (Write Only - Read "0")							
			0: No change							
			1: Clear the OUT_PKT_RDY bit (EP0CSR0)							
		EP0CSR7	SERVICED_SETUP_END Bit (bit 7) (Write Only - Read "0")							
			0: No change							
			1: Clear the STUP_END bit (EP0CSR5)							

Figure 44: USB Endpoint 0 CSR

EP0CSR0 (OUT_PKT_RDY):

The USB FCU sets this bit to a "1" upon receiving a valid SETUP/OUT token from the host. The CPU clears this bit after unloading the FIFO, by way of writing a "1" to EP0CSR6. The CPU does not clear the OUT_PKT_RDY bit before finishes decoding the host request. If EP0CSR2 (SEND_STALL) needs to be set - the CPU decodes an invalid or unsupported request - the setting EP0CSR6 = "1" & EP0CSR2 = "1" is done in a same CPU write.

EP0CSR1 (IN_PKT_RDY):

The CPU writes a "1" to this bit after it finishes writing a packet of data to the endpoint 0 FIFO. The USB FCU clears this bit after the packet is successfully transmitted to the host, or the EP0CSR5 (SETUP_END) bit is set.

EP0CSR2 (SEND_STALL):

The CPU writes a "1" to this bit if it decodes an invalid or unsupported standard device request from the host. The USB FCU returns a STALL handshake for all subsequent IN/OUT transactions (during control transfer data or status stages) while this bit is set. The CPU writes a "0" to clear this bit.

EP0CSR3 (DATA_END):

For control transfers, the CPU writes a "1" to this bit when it writes (IN data phase) or reads (OUT data phase) the last packet of data to or from the FIFO. This bit indicates to the USB FCU that the specific amount of data in the setup phase is transferred. The USB FCU advances to the status phase once this bit is set. When the status phase completes, the USB FCU clears this bit. When this bit is set to a "1", and the host again requests or sends more data, the USB FCU returns a STALL handshake.

EP0CSR4 (FORCE_STALL):

The USB FCU sets this bit to a "1" if the host sends out a larger data packet than the MAXP size, or if during a data stage a command pipe is sent more data or is requested to return more data than was indicated in the setup stage (see description for EP0CSR3). The USB FCU returns a STALL handshake for all subsequent IN/OUT transactions (during data or status stages) while this bit is set. The CPU writes a "0" to clear this bit.



Universal Serial Bus


EP0CSR5 (SETUP_END):

The USB FCU sets this bit to a “1” if a control transfer has ended before the specific length of data is transferred during the data phase. The CPU clears this bit by writing a “1” to EP0CSR7. Once the CPU sees the SETUP_END bit set, it stops accessing the FIFO to service the previous setup transaction. If OUT_PKT_RDY is set at the same time SETUP_END is set, it indicates the previous setup transaction ended, and a new SETUP token is in the FIFO.


EP0CSR6 and EP0CSR7:

These bits are used to clear EP0CSR0 and EP0CSR5 respectively. Writing a “1” to these bits clears the corresponding register bit.

The USB Endpoint 0 MAXP, shown in Figure 45, indicates the maximum packet size (MAXP) of Endpoint 0 IN/OUT packet. The default value for Endpoint 0 MAXP is 8 bytes. The CPU can change this value, as negotiated with the host controller through the SET_DESCRIPTOR command.

**Figure 45: USB Endpoint 0 MAXP**

The USB Endpoint 0 OUT WRT CNT register, shown in Figure 46, contains the number of bytes of the current data set in the OUT FIFO. The USB FCU sets the value in the Write Count Register after having successfully received a packet of data from the host. The CPU reads the register to determine the number of bytes to be read from the FIFO.

**Figure 46: USB Endpoint 0 OUT WRT CNT**

The USB Endpoint x IN CSR (Control & Status Register), shown in Figure 47, contains control and status information of the respective IN endpoint 1-4.

INXCSR0 (IN_PKT_RDY) and INXCSR5 (TX_FIFO_NOT_EMPTY):

These two bits are read together to determine IN FIFO status. A “1” can be written to the INXCSR0 bit by the CPU to indicate a packet of data is written to the FIFO (see “IN (Transmit) FIFO” operation for details).

INXCSR1 (UNDER_RUN):

This bit is used in ISO mode only to indicate to the CPU that a FIFO underrun has occurred. The USB FCU sets this bit to a “1” at the beginning of an IN token if no data packet is in the FIFO. Setting this bit causes the INST12 bit of the Interrupt Status Register 2 to set. The CPU writes a “0” to clear this bit.

INXCSR2 (SEND_STALL):

The CPU writes a “1” to this bit when the endpoint is stalled (transmitter halt). The USB FCU returns a STALL handshake while this bit is set. The CPU writes a “0” to clear this bit.

INXCSR3 (ISO):

The CPU writes a “1” to this bit to initialize the respective endpoint as an isochronous endpoint for IN transactions.

INXCSR4 (INTPT):

The CPU writes a “1” to this bit to initialize this endpoint as a status change endpoint for IN transactions. This bit is set only if the corresponding endpoint is to be used to communicate rate feedback information (see Chapter . IN (Transmit) FIFOs for details).



Universal Serial Bus

INXCSR5 (TX_FIFO_NOT_EMPTY):

The USB FCU sets this bit to a "1" when there is data in the IN FIFO. This bit in conjunction with IN_PKT_RDY bit provides the transmit FIFO status information (see "IN (Transmit) FIFO" operation for details).

INXCSR6 (FLUSH):

The CPU writes a "1" to this bit to flush the IN FIFO. If there is one packet in the IN FIFO, a flush causes the IN FIFO to be empty, if there are two packets in the IN FIFO, a flush causes the older packet to be flushed out from the IN FIFO. Setting the INXCSR6 (FLUSH) bit during transmission could produce unpredictable results.

INXCSR7 (AUTO_SET):

If the CPU sets this bit to a "1", the IN_PKT_RDY bit is set automatically by the USB FCU after the number of bytes of data equal to the maximum packet size (MAXP) is written into the IN FIFO (see "IN (Transmit) FIFO" operation for details).

MSB 7	INXCSR7	INXCSR6	INXCSR5	INXCSR4	INXCSR3	INXCSR2	INXCSR1	INXCSR0	LSB 0	
	INXCSR0	IN_PKT_RDY Bit (bit 0) (Write "1" only or Read)								Address: 0319 ₁₆
		0: In packet is not ready								Address: 0321 ₁₆
		1: In packet is ready								Address: 0329 ₁₆
	INXCSR1	UNDER_RUN Flag (bit 1) (Write "0" only or Read)								Address: 0331 ₁₆
		0: No FIFO underrun								Access: R/W
		1: FIFO underrun has occurred								Reset: 00 ₁₆
	INXCSR2	SEND_STALL Bit (bit 2)								
		0: No action								
		1: Stall IN Endpoint X by the CPU								
	INXCSR3	ISO Bit (bit 3)								
		0: Select non-isochronous transfer								
		1: Select isochronous transfer								
	INXCSR4	INTPT Bit (bit 4)								
		0: Select non-rate feedback interrupt transfer								
		1: Select rate feedback interrupt transfer								
	INXCSR5	TX_NOT_EPT Flag (bit 5) (Read Only - Write "0")								
		0: Transmit FIFO is empty								
		1: Transmit FIFO is not empty								
	INXCSR6	FLUSH Bit (bit 6) (Write Only - Read "0")								
		0: No action								
		1: Flush the FIFO								
	INXCSR7	AUTO_SET Bit (bit 7)								
		0: AUTO_SET disabled								
		1: AUTO_SET enabled								

Figure 47: USB Endpoint x IN CSR

The USB Endpoint x OUT CSR (Control & Status Register), shown in Figure 48, contains control and status information of the respective OUT endpoint 1-4.

OUTXCSR0 (OUT_PKT_RDY):

The USB FCU sets the this bit to a "1" after it successfully receives a packet of data from the host. This bit is cleared by the CPU or by the USB FCU after a packet of data is unloaded from the FIFO (see "OUT (Receive) FIFO" operation for details).

OUTXCSR1 (OVER_RUN):

This bit is used in ISO mode only to indicate to the CPU that a FIFO overrun has occurred. The USB FCU sets this bit to a "1" at the beginning of an OUT token if the OUTXCSR0 (OUT_PKT_RDY) bit is not cleared. Setting this bit causes the INST12 bit of the Interrupt Status Register 2 to set. The CPU writes a "0" to clear this bit.

OUTXCSR2 (SEND_STALL):

The CPU writes a "1" to this bit when the endpoint is stalled (receiver halt). The USB FCU returns a STALL handshake while this bit is set. The CPU writes a "0" to clear this bit.

OUTXCSR3 (ISO):

The CPU sets this bit to a "1" to initialize the respective endpoint as an Isochronous endpoint for OUT transactions.



Universal Serial Bus

OUTXCSR4 (FORCE_STALL):

The USB FCU sets this bit to a "1" if the host sends out a larger data packet than the MAXP size. The USB FCU returns a STALL handshake while this bit is set. The CPU writes a "0" to clear this bit.

OUTXCSR5 (DATA_ERR):

The USB FCU sets this bit to a "1" to indicate a CRC error or a bit stuffing error received in an ISO packet. The CPU writes a "0" to clear this bit.

OUTXCSR6 (FLUSH):

The CPU writes a "1" to this to flush the OUT FIFO. If there is one packet in the OUT FIFO, a flush causes the OUT FIFO to be empty, if there are two packets in the OUT FIFO, a flush causes the older packet to be flushed out from the OUT FIFO. Setting the OUTXCSR6 (FLUSH) bit during reception could produce unpredictable results.

OUTXCSR7 (AUTO_CLR):

If the CPU sets this bit to a "1", the OUT_PKT_RDY bit is cleared automatically by the USB FCU after the number of bytes of data equal to the maximum packet size (MAXP) is unloaded from the OUT FIFO (see "OUT (Receive) FIFO" operation for details).

MSB 7	OUTXCSR7	OUTXCSR6	OUTXCSR5	OUTXCSR4	OUTXCSR3	OUTXCSR2	OUTXCSR1	OUTXCSR0	LSB 0	
	OUTXCSR0	OUT_PKT_RDY Flag (bit 0) (Write "0" only or Read)								Address: 031A ₁₆
		0: Out packet is not ready								Address: 0322 ₁₆
		1: Out packet is ready								Address: 032A ₁₆
	OUTXCSR1	OVER_RUN Flag (bit 1) (Write "0" only or Read)								Address: 0332 ₁₆
		0: No FIFO overrun								Access: R/W
		1: FIFO overrun occurred								Reset: 00 ₁₆
	OUTXCSR2	SEND_STALL Bit (bit 2)								
		0: No action								
		1: Stall OUT Endpoint X by the CPU								
	OUTXCSR3	ISO Bit (bit 3)								
		0: Select non-isochronous transfer								
		1: Select isochronous transfer								
	OUTXCSR4	FORCE_STALL Flag (bit 4) (Write "0" only or Read)								
		0: No action								
		1: Stall Endpoint X by the USB FCU								
	OUTXCSR5	DATA_ERR Flag (bit 5) (Write "0" only or Read)								
		0: No error								
		1: CRC or bit stuffing error received in an ISO packet								
	OUTXCSR6	FLUSH Bit (bit 6) (Write Only - Read "0")								
		0: No action								
		1: Flush the FIFO								
	OUTXCSR7	AUTO_CLR Bit (bit 7)								
		0: AUTO_CLR disabled								
		1: AUTO_CLR enabled								

Figure 48: USB Endpoint x OUT CSR

The USB Endpoint x IN MAXP, shown in Figure 49, indicates the maximum packet size (MAXP) of an Endpoint x IN packet. The default values for Endpoints 1-4 are 0 bytes. The CPU can change this value, as negotiated with the host controller through the SET_DESCRIPTOR command.

MSB 7	IMAXP7	IMAXP6	IMAXP5	IMAXP4	IMAXP3	IMAXP2	IMAXP1	IMAXP0	LSB 0	
	IMAXP7:0	Maximum packet size (MAXP) of Endpoint x IN packet. For endpoints that support smaller FIFO size, unused bits are not implemented (always write "0" to those bits)								Address: 031B ₁₆
										Address: 0323 ₁₆
										Address: 032B ₁₆
										Address: 0333 ₁₆
										Access: R/W
										Reset: 00 ₁₆

Figure 49: USB Endpoint x IN MAXP



Universal Serial Bus

The USB Endpoint x OUT MAXP, shown in Figure 50, indicates the maximum packet size (MAXP) of an Endpoint x OUT packet. The default values for endpoints 1-4 are 0 bytes. The CPU can change this value, as negotiated with the host controller through the SET_DESCRIPTOR command.




Figure 50: USB Endpoint x OUT MAXP

The USB Endpoint x OUT WRT CNT register, shown in Figure 51, contains the number of bytes of the current data set in the OUT FIFO. The USB FCU sets the value in the Write Count Register after having successfully received a packet of data from the host. The CPU reads the register to determine the number of bytes to be read from the FIFO.




Figure 51: USB Endpoint x OUT WRT CNT

The USB Endpoint x FIFO Register, shown in Figure 52, is the USB IN (transmit) and OUT (receive) FIFO data register. The CPU writes data to these registers for the corresponding Endpoint IN FIFO and reads data from these registers for the corresponding Endpoint OUT FIFO.




Figure 52: USB Endpoint x FIFO Register



DMAC



2.19 DMAC

This microcomputer has two DMAC (direct memory access controller) channels that allow data to be sent to memory without using the CPU. Table 13 shows the DMAC specifications. Figure 53 shows the block diagram of the DMAC. Figure 54, Figure 55 and Figure 56 show the registers used by the DMAC.

Table 13: DMAC specifications

Item	Specification
Number of channels	2 (cycle steal method)
Transfer memory space	<ul style="list-style-type: none"> •From any SFR, RAM, or ROM address to a fixed address •From a fixed address to any SFR or RAM address •From a fixed address to a fixed address (Note that DMA-related registers [0020 ₁₆ to 003F ₁₆] cannot be accessed)
Maximum number of bytes transferred	128K bytes (with 16-bit transfers) or 64K bytes (with 8-bit transfers)
DMA request factors (Note)	Falling edge of INT0 or INT1 (INT0 can be selected by DMA0, INT1 by DMA1) Timer A0 to timer A4 interrupt requests Timer B0 to timer B1 interrupt requests UART0 transmission and reception interrupt requests UART1 transmission and reception interrupt requests UART2 transmission and reception interrupt requests A-D conversion interrupt requests USB function interrupt requests USB SOF interrupt requests Software triggers
Channel priority	DMA0 takes precedence if DMA0 and DMA1 requests are generated simultaneously
Transfer unit	8 bits or 16 bits
Transfer address direction	forward/fixed (forward direction cannot be specified for both source and destination simultaneously)
Transfer mode	Single transfer The DMA enable bit is cleared and transfer ends when an underflow occurs in the transfer counter Repeat transfer When an underflow occurs in the transfer counter, the value in the transfer counter reload register is reloaded into the transfer counter and the DMA transfer is repeated
DMA interrupt request generation timing	When an underflow occurs in the transfer counter
DMA startup	Single transfer Transfer starts when the DMA is requested after "1" is written to the DMA enable bit Repeat transfer Transfer starts when the DMA is requested after "1" is written to the DMA enable bit or after an underflow occurs in the transfer counter
DMA shutdown	When "0" is written to the DMA enable bit When, in single transfer mode, an underflow occurs in the transfer counter
Forward address pointer and reload timing for transfer counter	When DMA transfer starts, the value of whichever of the source or destination pointer that is set up as the forward pointer is reloaded into the forward address pointer. The value in the transfer counter reload register is reloaded into the transfer counter.
Writing to register	Registers specified for forward direction transfer are always write-enabled. Registers specified for fixed address transfer are write-enabled when the DMA enable bit is "0".
Reading the register	Can be read at any time. However, when the DMA enable bit is "1", reading the register sets up as the forward register is the same as reading the value of the forward address pointer.

Note: DMA transfer is not affected by any interrupt.

**DMAC****Figure 53: Block diagram of DMAC****Figure 54: DMAC register (1)**



DMAC




Figure 55: DMAC register (2)




Figure 56: DMAC register (3)



DMAC

(1) Transfer cycle

The transfer cycle consists of the bus cycle in which data is read from memory or from the SFR area (source read) and the bus cycle in which the data is written to memory or to the SFR area (destination write). The number of read and write bus cycles depends on the source and destination addresses and the software waits are inserted.

(a) Effect of source and destination addresses

When 16-bit data is transferred on a 16-bit data bus, and the source and destination both start at odd addresses, there is one more source read cycle and destination write cycle than when the source and destination both start at even addresses.

(2) DMAC transfer cycles

Any combination of even or odd transfer read and write addresses is possible. Table 14 shows the number of DMAC transfer cycles. Table 15 shows the corresponding coefficient values. Figure 57 shows an example of the transfer cycle for a source read.

The number of DMAC transfer cycles can be calculated as follows:

Number of transfer cycles per transfer unit = Number of read cycles $\times j$ + Number of write cycles $\times k$

Table 14: Number of DMAC transfer cycles





Transfer unit	Access address	Single-chip mode	
		Number of read cycles	Number of write cycles
8-bit transfers (DMBIT="1")	Even	1	1
	Odd	1	1
16-bit transfers (DMBIT="0")	Even	1	1
	Odd	2	2

Table 15: Coefficients j,k

Internal memory		
Internal ROM/ RAM No wait	Internal ROM/ RAM with wait	SFR area
1	2	2



DMAC

(1) 8-bit transfers**16-bit transfers from even address and the source address is even.****(2) 16-bit transfers and the source address is odd****Transferring 16-bit data on an 8-bit data bus (In this case, there are two destination write cycles).****(3) One wait is inserted into the source read under the conditions in (1)****(4) One wait is inserted into the source read under the conditions in (2)****(When 16-bit data is transferred on an 8-bit data bus, there are two destination write cycles).**

Note: The same timing changes occur with the respective conditions at the destination as at the source.

Figure 57: Example of the transfer cycle for a source read



Timers

2.20 Timers

There are eight 16-bit timers. These timers can be classified by function into timers A (five) and timers B (three). All these timers function independently. Figure 58 shows the block diagram of Timers A and B.




Figure 58: Timer A and Timer B block diagram



Timer A

2.21 Timer A

Figure 59, Figure 60, Figure 61, and Figure 62 show the timer A-related registers.

Except in event counter mode, timers A0 through A4 all have the same function. Use the timer Ai mode register (i = 0 to 4) bits 0 and 1 to choose the desired mode.

Timer A has the four operation modes listed as follows:

- Timer mode: The timer counts an internal count source.
- Event counter mode: The timer counts pulses from an external source or a timer over flow.
- One-shot timer mode: The timer stops counting when the count reaches "000016".
- Pulse width modulation (PWM) mode: The timer outputs pulses of a given width.




Figure 59: Block diagram of Timer A




Figure 60: Timer A related Registers (1)



Timer A




Figure 61: Timer A-related registers (2)



Timer A




Figure 62: Timer A-related registers (3)



Timer A

(1) Timer mode

In this mode, the timer counts an internally generated count source. See Table 16 below. Figure 63 shows the timer Ai mode register in timer mode.

Table 16: Specifications of timer mode

Item	Specification
Count source	f1, f8, f32
Count operation	<ul style="list-style-type: none"> Down count When the timer underflows, it reloads the reload register contents before continuing counting
Divide ratio	$1/(n+1)$ n : Set value
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	When the timer underflows
TAiIN pin function	Programmable I/O port or gate input
TAiOUT pin function	Programmable I/O port or pulse output
Read from timer	Count value can be read out by reading timer Ai register
Write to timer	<ul style="list-style-type: none"> When counting stopped When a value is written to timer Ai register, it is written to both reload register and counter <ul style="list-style-type: none"> When counting in progress When a value is written to timer Ai register, it is written only to reload register (transferred to counter at next reload time)
Select function	<ul style="list-style-type: none"> Gate function Counting can be started and stopped by TAiIN pin's input signal <ul style="list-style-type: none"> Pulse output function Each time the timer underflows, the TAiOUT pin's polarity is reversed.




Figure 63: Timer Ai mode register in timer mode



Timer A

(2) Event counter mode

In this mode, the timer counts an external signal or an internal timer's overflow. Timers A0 and A1 can count a single-phase external signal. Timers A2, A3, and A4 can count a single-phase and a two-phase external signal. Table 17 lists the timer specifications when counting a single-phase external signal. Figure 64 shows Timer Ai mode register in event counter mode, single-phase signal.

Table 17: Timer specification in event counter mode (when not processing two-phase pulse signal)

Item	Specification
Count source	<ul style="list-style-type: none"> •External signals input to TAIIN pin (effective edge can be selected by software) •TB2 overflow, TAJ overflow
Count operation	<ul style="list-style-type: none"> •Up count or down count can be selected by external signal or software •When the timer overflows or underflows, it reloads the reload register contents before continuing counting. (However, this does not apply when the free-run function is selected.)
Divide ration	$1 / (FFF_{16} - n + 1)$ for up count $1 / (n + 1)$ for down count n: set value
Count start condition	Count start flag is set (=1)
Count stop condition	Count start flag is reset (=0)
Interrupt request generation timing	Timer overflows or underflows
TAIIN pin function	Programmable I/O port or count source input
TAIOUT pin function	Programmable I/O port, pulse output, or up/down count select input
Read from timer	Count value can be read out by reading timer Ai register
Writer to timer	<ul style="list-style-type: none"> •When counting stopped When a value is written to timer Ai register, it si written to both reload register and counter •When counting in progress When a value is writtento timer Ai register, it si written to only reload register
Select function	<ul style="list-style-type: none"> •Free-run count function Even when the timer overflows or underflows, the reload register content is not reloaded to it •Pulse output function



Timer A




Figure 64: Timer Ai mode register in event counter mode, single signal



Table 18 shows the Timer specification in event counter mode when processing two-phase signal with timers A2, A3, and A4.

Figure 65 shows Timer Ai mode register in event counter mode when processing two-phase signal.



Timer A


Table 18: Timer specification in even counter mode (when processing two-phase pulse signal with timers A2, A3, and A4)

Item	Specification
Count Source	•Two-phase pulse signals input to TAIiN or TAIOUT pin
Count operation	<ul style="list-style-type: none"> •Up count or down count can be selected by two-phase pulse signal •When the timer overflow or underflows, the reload register content is reloaded and the timer starts over again (Note)
Divide ratio	$1 / (FFF16 - n + 1)$ for up count $1 / (n + 1)$ for down count n : Set value
Count start condition	Count start flag is set (=1)
Count stop condition	Count start flag is reset (=0)
Interrupt request generation timing	Timer overflow or underflows
TAiIN pin function	Two-phase pulse input
TAiOUT pin function	Two-phase pulse input
Read from timer	Count value can be read out by reading timer A2, A3, or A4 register
Writer to timer	<ul style="list-style-type: none"> •When counting stopped When a value is written to timer A2, A3, or A4 register, it is written to both reload register and counter •When counting in progress When a value is written to timer A2, A3, or A4 register, it is written to only reload register (Transferred to counter at next reload time.)
Select function	<p>•Normal processing operation The timer counts up rising edges or counts down falling edges on the TAIiN pin when input signal on the TAIOUT pin is "H"</p>  <p>•Multiply-by-4 processing operation If the phase relationship is such that the TAIiN pin goes "H" when the input signal on the TAIOUT pin is "H", the timer counts up rising and falling edges on the TAIOUT and TAIiN pins. If the phase relationship is such that the TAIiN pin goes "L" when the input signal on the TAIOUT pin is "H", the timer counts rising and falling edges on the TAIOUT and TAIiN pins.</p> 
Note	This does not apply when the free-run function is selected.



Timer A

Timer Ai mode register (When not using two-phase pulse signal processing)



Symbol Address When reset
TAiMR(i = 2 to 4) 0398₁₆ to 039A₁₆ 00₁₆

Bit symbol	Bit name	Function	R	W
TMOD0	Operation mode select bit	b1 b0 0 1 : Event counter mode	○	○
TMOD1			○	○
MR0	Pulse output function select bit	0 : Pulse is not output (TAiOUT pin is a normal port pin) 1 : Pulse is output (Note 1) (TAiOUT pin is a pulse output pin)	○	○
MR1	Count polarity select bit (Note 2)	0 : Counts external signal's falling edges 1 : Counts external signal's rising edges	○	○
MR2	Up/down switching cause select bit	0 : Up/down flag's content 1 : TAiOUT pin's input signal (Note 3)	○	○
MR3	0 : (Must always be 0 in event counter mode)		○	○
TCK0	Count operation type select bit	0 : Reload type 1 : Free-run type	○	○
TCK1	Two-phase pulse signal processing operation select bit (Note 4)(Note 5)	0 : Normal processing operation 1 : Multiply-by-4 processing operation	○	○

Note 1: The settings of the corresponding port register and port direction register are invalid.

Note 2: This bit is valid when only counting an external signal.


Note 3: Set the corresponding port direction register to 0.

Note 4: This bit is valid for the timer A3 mode register.

For timer A2 and A4 mode registers, this bit can be 0 or 1.

Note 5: When performing two-phase pulse signal processing, make sure the two-phase pulse signal processing operation select bit (address 0384₁₆) is set to 1. Also, always be sure to set the event/trigger select bit (addresses 0382₁₆ and 0383₁₆) to 00.

Timer Ai mode register (When using two-phase pulse signal processing)



Symbol Address When reset
TAiMR(i = 2 to 4) 0398₁₆ to 039A₁₆ 00₁₆

Bit symbol	Bit name	Function	R	W
TMOD0	Operation mode select bit	b1 b0 0 1 : Event counter mode	○	○
TMOD1			○	○
MR0	0 (Must always be 0 when using two-phase pulse signal processing)		○	○
MR1	0 (Must always be 0 when using two-phase pulse signal processing)		○	○
MR2	1 (Must always be 1 when using two-phase pulse signal processing)		○	○
MR3	0 (Must always be 0 when using two-phase pulse signal processing)		○	○
TCK0	Count operation type select bit	0 : Reload type 1 : Free-run type	○	○
TCK1	Two-phase pulse processing operation select bit (Note 1)(Note 2)	0 : Normal processing operation 1 : Multiply-by-4 processing operation	○	○

Note 1: This bit is valid for timer A3 mode register.

For timer A2 and A4 mode registers, this bit can be 0 or 1.

Note 2: When performing two-phase pulse signal processing, make sure the two-phase pulse signal processing operation select bit (address 0384₁₆) is set to 1. Also, always be sure to set the event/trigger select bit (addresses 0382₁₆ and 0383₁₆) to 00.

Figure 65: Timer Ai mode register in event counter mode, two-phase signal



Timer A

(4) Pulse-width modulation (PWM) mode

In this mode, the timer outputs pulses of a given width in succession. (See Table 20.) In this mode, the counter functions as either a 16-bit pulse-width modulator or an 8-bit pulse-width modulator. Figure 67 shows the timer Ai mode register in pulse-width modulation mode. Figure 68 shows the example of how a 16-bit pulse-width modulator operates. Figure 69 shows the example of how an 8-bit pulsewidth modulator operates.

Table 20: Timer specifications in pulse-width modulation mode

Item	Specification
Count source	f1, f8, f32
Count operation	<ul style="list-style-type: none"> •The timer counts down (operating as an 8-bit or a 16-bit pulse-width modulator) •The timer reloads a new count at a rising edge of PWM pulse and continues counting •The timer is not affected by a trigger that occurs when counting
16-bit PWM	<ul style="list-style-type: none"> •High level width n / f_{in} : Set value •Cycle time $(2^{16}-1) / f_{in}$: fixed
8-bit PWM	<ul style="list-style-type: none"> •High level width $n (m+1) / f_{in}$: values set to timer Ai register's high-order address •Cycle time $(2^8-1) (m+1) / f_{in}$: values set to timer Ai register's low-order address
Count start condition	<ul style="list-style-type: none"> •External trigger is input •The timer overflows •The count start flag is set (= 1)
Count stop condition	•The count start flag is reset (= 0)
Interrupt request generation timing	PWM pulse goes "L"
TAiIN pin function	Programmable I/O port or trigger input
TAiOUT pin function	Pulse output
Read from timer	When timer Ai register is read, it indicates an indeterminate value
Write to timer	<ul style="list-style-type: none"> •When counting stopped When a value is written to timer Ai register, it is written to both reload register and counter •When counting in progress When a value is written to timer A register, it is written to only reload register (transferred to counter at next reload timer).



Timer A




Figure 67: Timer Ai mode register in pulse-width modulation mode




Figure 68: Example of how a 16-bit pulse-width modulator operates



Timer A




Figure 69: Example of how an 8-bit pulse-width modulator operates



Timer B

2.22 Timer B

Figure 70 shows the block diagram of timer B. Figure 71 and Figure 72 show the timer B-related registers. Use the timer Bi mode register ($i = 0$ to 2) bits 0 and 1 to choose the desired mode. Timer B works in Timer mode only (i.e., the timer counts an in internal count source).




Figure 70: Block diagram of Timer B




Figure 71: Timer B-related registers



Timer B




Figure 72: Timer B-related registers



Timer B


(1) Timer mode

In this mode, the timer counts an internally generated count source. (See Table 21) Figure 73 shows the Timer Bi mode register in timer mode.

Table 21: Timer specifications in timer mode

Item	Specification
Count source	f1, f8, f32
Count operation	<ul style="list-style-type: none"> Counts down When the timer underflows, it reloads the reload register contents before continuing counting
Divide ratio	$1/(n+1)$ n : Set value
Count start condition	Count start flag is set (= 1)
Count stop condition	Count start flag is reset (= 0)
Interrupt request generation timing	The timer underflows (see Note)

Note: Timer B2 does not generate an interrupt; it is used only as a prescaler.

**Figure 73: Timer Bi mode register in timer mode**



UART0 through UART2

2.23 UART0 through UART2

Serial I/O is configured as three channels: UART0, UART1, and UART2. UART0, UART1, and UART2 each have an exclusive timer to generate a transfer clock, so they operate independently of each other.

Figure 74 shows the block diagram of UART0, UART1, and UART2.




Figure 74: Block diagram of UARTi (i=0 to 2)



UART0 through UART2

Figure 75 and Figure 76 show the block diagram of the transmit/receive unit.




Figure 75: Block diagram of UAR2 (i=0,1) transmit/receive circuit




Figure 76: Block diagram of UART2 transmit/receive circuit



UART0 through UART2

UARTi (i = 0 to 2) has two operation modes: a clock synchronous serial I/O mode and a clock asynchronous serial I/O mode (UART mode). The contents of the serial I/O mode select bits (bits 0 to 2 at addresses 03A0₁₆, 03A8₁₆ and 0378₁₆) determine whether UARTi is used as a clock synchronous serial I/O or as a UART. Although a few functions are different, UART0 and UART1 have almost the same functions.

UART0 through UART2 are almost equal in their functions with minor exceptions. Table 22 shows the comparison of functions of UART0 through UART2, and Figure 77, Figure 78, Figure 79, Figure 80, and Figure 81 show the registers related to UARTi.

Table 22: Comparison of functions of UART0 through UART2

Function	UART0	UART1	UART2
CLK polarity selection	Possible (Note 1)	Possible (Note 1)	Possible (Note 1)
LSB first / MSB first selection	Possible (Note 1)	Possible (Note 1)	Possible (Note 2)
Continuous receive mode selection	Possible (Note 1)	Possible (Note 1)	Possible (Note 1)
Transfer clock output from multiple pins selection	Impossible	Possible (Note 1)	Impossible
Separate CTS/RTS pins	Possible	Impossible	Impossible
Serial data logic switch	Impossible	Impossible	Possible (Note 4)
Sleep mode selection	Possible (Note 3)	Possible (Note 3)	Impossible
TxD, RxD I/O polarity switch	Impossible	Impossible	Possible
TxD, RxD port output format	CMOS output	CMOS output	CMOS output
Parity error signal output	Impossible	Impossible	Possible (Note 4)
Bus collision detection	Impossible	Impossible	Possible

Note 1: Only during clock synchronous serial I/O mode.

Note 2: Only during clock synchronous serial I/O mode and 8-bit UART mode.

Note 3: Only during UART mode.

Note 4: Used for SIM interface.



UART0 through UART2




Figure 77: Serial I/O-related registers (1)



UART0 through UART2




Figure 78: Serial I/O-related registers (2)



UART0 through UART2

UARTi transmit/receive control register 0							
b7	b6	b5	b4	b3	b2	b1	b0
Symbol UiC0(i=0,1)		Address 03A4 ₁₆ , 03AC ₁₆		When reset 08 ₁₆			
Bit symbol	Bit name	Function (During clock synchronous serial I/O mode)		Function (During UART mode)		R	W
CLK0	BRG count source select bit	b1 b0 0 0 : f1 is selected 0 1 : f8 is selected 1 0 : f32 is selected 1 1 : Inhibited		b1 b0 0 0 : f1 is selected 0 1 : f8 is selected 1 0 : f32 is selected 1 1 : Inhibited		O	O
CLK1						O	O
CRS	CTS/RTS function select bit	Valid when bit 4 = "0" 0 : CTS function is selected (Note 1) 1 : RTS function is selected (Note 2)		Valid when bit 4 = "0" 0 : CTS function is selected (Note 1) 1 : RTS function is selected (Note 2)		O	O
TXEPT	Transmit register empty flag	0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed)		0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed)		O	X
CRD	CTS/RTS disable bit	0 : CTS/RTS function enabled 1 : CTS/RTS function disabled (P6 ₀ and P6 ₄ function as programmable I/O port)		0 : CTS/RTS function enabled 1 : CTS/RTS function disabled (P6 ₀ and P6 ₄ function as programmable I/O port)		O	O
NCH	Data output select bit	0 : TXDi pin is CMOS output 1 : TXDi pin is N-channel open-drain output		0 : TXDi pin is CMOS output 1 : TXDi pin is N-channel open-drain output		O	O
CKPOL	CLK polarity select bit	0 : Transmit data is output at falling edge of transfer clock and receive data is input at rising edge 1 : Transmit data is output at rising edge of transfer clock and receive data is input at falling edge		Must always be "0"		O	O
UFORM	Transfer format select bit	0 : LSB first 1 : MSB first		Must always be "0"		O	O

Note 1: Set the corresponding port direction register to "0".
Note 2: The settings of the corresponding port register and port direction register are invalid.

UART2 transmit/receive control register 0							
b7	b6	b5	b4	b3	b2	b1	b0
		X					
Symbol U2C0		Address 037C ₁₆		When reset 08 ₁₆			
Bit symbol	Bit name	Function (During clock synchronous serial I/O mode)		Function (During UART mode)		R	W
CLK0	BRG count source select bit	b1 b0 0 0 : f1 is selected 0 1 : f8 is selected 1 0 : f32 is selected 1 1 : Inhibited		b1 b0 0 0 : f1 is selected 0 1 : f8 is selected 1 0 : f32 is selected 1 1 : Inhibited		O	O
CLK1						O	O
CRS	CTS/RTS function select bit	Valid when bit 4 = "0" 0 : CTS function is selected (Note 1) 1 : RTS function is selected (Note 2)		Valid when bit 4 = "0" 0 : CTS function is selected (Note 1) 1 : RTS function is selected (Note 2)		O	O
TXEPT	Transmit register empty flag	0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed)		0 : Data present in transmit register (during transmission) 1 : No data present in transmit register (transmission completed)		O	X
CRD	CTS/RTS disable bit	0 : CTS/RTS function enabled 1 : CTS/RTS function disabled (P7 ₃ functions programmable I/O port)		0 : CTS/RTS function enabled 1 : CTS/RTS function disabled (P7 ₃ functions programmable I/O port)		O	O
Nothing is assigned. This bit can neither be set nor reset. When read, the value of this bit is "0".						—	—
CKPOL	CLK polarity select bit	0 : Transmit data is output at falling edge of transfer clock and receive data is input at rising edge 1 : Transmit data is output at rising edge of transfer clock and receive data is input at falling edge		Must always be "0"		O	O
UFORM	Transfer format select bit (Note 3)	0 : LSB first 1 : MSB first		0 : LSB first 1 : MSB first		O	O

Note 1: Set the corresponding port direction register to "0".
Note 2: The settings of the corresponding port register and port direction register are invalid.
Note 3: Only clock synchronous serial I/O mode and 8-bit UART mode are valid.

Figure 79: Serial I/O-related registers (3)



UART0 through UART2




Figure 80: Serial I/O-related registers (4)



UART0 through UART2

UART transmit/receive control register 2														
<div><div><div>b7</div><div>b6</div><div>b5</div><div>b4</div><div>b3</div><div>b2</div><div>b1</div><div>b0</div></div><div><div><div>✕</div><div></div><div></div><div></div><div></div><div></div><div></div><div></div></div></div></div>								Symbol UCON	Address 03B0 ₁₆	When reset X0000002				

Figure 81: Serial I/O-related registers (5)



UART0 through UART2

(1) Clock synchronous serial I/O mode

The clock synchronous serial I/O mode uses a transfer clock to transmit and receive data. Table 23 and Table 24 list the specifications of the clock synchronous serial I/O mode. Figure 82 shows the UARTi transmit/receive mode register.

Table 23: Specifications of clock synchronous serial I/O mode (1)

Item	Specification
Transfer data format	<ul style="list-style-type: none"> Transfer data length: 8 bits
Transfer clock	<ul style="list-style-type: none"> When internal clock is selected (bit 3 at addresses 03A0₁₆, 03A8₁₆, 0378₁₆ = "0") : $f_i = 2(n+1)$ (Note 1) $f_i = f_1, f_8, f_{32}$ When external clock is selected (bit 3 at addresses 03A0₁₆, 03A8₁₆, 0378₁₆ = "1") : Input from CLKi pin (Note 2)
Transmission/reception control	<ul style="list-style-type: none"> CTS function/RTS function/CTS, RTS function chosen to be invalid
Transmission start condition	<ul style="list-style-type: none"> To start transmission, the following requirements must be met: <ul style="list-style-type: none"> Transmit enable bit (bit 0 at addresses 03A5₁₆, 03AD₁₆, 037D₁₆) = "1" Transmit buffer empty flag (bit 1 at addresses 03A5₁₆, 03AD₁₆, 037D₁₆) = "0" When CTS function selected, CTS input level = "L" Furthermore, if external clock is selected, the following requirements must also be met: <ul style="list-style-type: none"> CLKi polarity select bit (bit 6 at addresses 03A4₁₆, 03AC₁₆, 037C₁₆) = "0": CLKi input level = "H" CLKi polarity select bit (bit 6 at addresses 03A4₁₆, 03AC₁₆, 037C₁₆) = "1": CLKi input level = "L"
Reception start condition	<ul style="list-style-type: none"> To start reception, the following requirements must be met: <ul style="list-style-type: none"> Receive enable bit (bit 2 at addresses 03A5₁₆, 03AD₁₆, 037D₁₆) = "1" Transmit enable bit (bit 0 at addresses 03A5₁₆, 03AD₁₆, 037D₁₆) = "1" Transmit buffer empty flag (bit 1 at addresses 03A5₁₆, 03AD₁₆, 037D₁₆) = "0" Furthermore, if external clock is selected, the following requirements must also be met: <ul style="list-style-type: none"> CLKi polarity select bit (bit 6 at addresses 03A4₁₆, 03AC₁₆, 037C₁₆) = "0": CLKi input level = "H" CLKi polarity select bit (bit 6 at addresses 03A4₁₆, 03AC₁₆, 037C₁₆) = "1": CLKi input level = "L" When transmitting <ul style="list-style-type: none"> Transmit interrupt cause select bit (bits 0, 1 at address 03B0₁₆, bit 4 at address 037D₁₆) = "0": Interrupts requested when data transfer from UARTi Transmit interrupt cause select bit (bits 0, 1 at address 03B0₁₆, bit 4 at address 037D₁₆) = "1": Interrupts requested when data transmission from
Error detection	<ul style="list-style-type: none"> Overrun error (Note 3) This error occurs when the next data is ready before contents of UARTi

Note 1: "n" denotes the value 00₁₆ to FF₁₆ that is set to the UART bit rate generator.

Note 2: Maximum 5 Mbps.

Note 3: If an overrun error occurs, the UARTi receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit is not set to "1".



UART0 through UART2

Table 24: Specifications of clock synchronous serial I/O mode (2)

Item	Specification
Select function	<ul style="list-style-type: none"> • CLK polarity selection Whether transmit data is output/input at the rising edge or falling edge of the transfer clock can be selected • LSB first/MSB first selection Whether transmission/reception begins with bit 0 or bit 7 can be selected • Continuous receive mode selection Reception is enabled simultaneously by a read from the receive buffer register • Transfer clock output from multiple pins selection (UART1) (Note) UART1 transfer clock can be chosen by software to be output from one of the two pins set • Separate CTS/RTS pins (UART0) (Note) UART0 CTS and RTS pins each can be assigned to separate pins • Switching serial data logic (UART2) Whether to reverse data in writing to the transmission buffer register or reading the reception buffer register can be selected • Switching serial data logic (UART2) This function is reversing Tx/D port output and Rx/D port input. All I/O data level is reversed.

UARTi transmit/receive mode registers

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	When reset	
0					0	0	1	UiMR(i=0,1)	03A0 ₁₆ , 03A8 ₁₆	00 ₁₆	
								Bit symbol	Bit name	Function	R/W
								SMD0	Serial I/O mode select bit	b2 b1 b0 0 0 1 : Clock synchronous serial I/O mode	○/○
								SMD1			○/○
								SMD2			○/○
								CKDIR	Internal/external clock select bit	0 : Internal clock 1 : External clock	○/○
								STPS	Invalid in clock synchronous serial I/O mode		○/○
								PRY			○/○
								PRYE			○/○
								SLEP	0 (Must always be "0" in clock synchronous serial I/O mode)		○/○

UART2 transmit/receive mode register

b7	b6	b5	b4	b3	b2	b1	b0	Symbol	Address	When reset	
0					0	0	1	U2MR	0378 ₁₆	00 ₁₆	
								Bit symbol	Bit name	Function	R/W
								SMD0	Serial I/O mode select bit	b2 b1 b0 0 0 1 : Clock synchronous serial I/O mode	○/○
								SMD1			○/○
								SMD2			○/○
								CKDIR	Internal/external clock select bit	0 : Internal clock 1 : External clock	○/○
								STPS	Invalid in clock synchronous serial I/O mode		○/○
								PRY			○/○
								PRYE			○/○
								IOPOL	TxD, Rx/D I/O polarity reverse bit (Note)	0 : No reverse 1 : Reverse	○/○

Note: Usually set to "0".

Figure 82: UARTi transmit/receive mode register in clock synchronous serial I/O mode



UART0 through UART2

Table 25 lists the functions of the input/output pins during clock synchronous serial I/O mode. This table shows the pin functions when the transfer clock output from multiple pins and the separate CTS/RTS pins functions are not selected. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs a "H". The typical clock synchronous timing diagrams are shown in Figure 83.

Table 25: Input/output pin functions in clock synchronous serial I/O mode

Pin name	Function	Method of selection
TxDi (P63, P67, P70)	Serial data output	(Outputs dummy data when performing reception only)
RxDi (P62, P66, P71)	Serial data input	Port P62, P66, and P71 direction register (bits 2 and 6 at address 03EE ₁₆ , bit 1 at address 03EF ₁₆) = "0" (Can be used as an input port when performing transmission only.)
CLKi (P61, P65, P72)	Transfer clock output	Internal/external clock select bit (bit 3 at address 03A0 ₁₆ , 03A8 ₁₆ , 0378 ₁₆) = "0"
	Transfer clock input	Internal/external clock select bit (bit 3 at address 03A0 ₁₆ , 03A8 ₁₆ , 0378 ₁₆) = "1" Port P61, P65, and P72 direction register (bits 1 and 5 at address 03EE ₁₆ , bit 2 at address 03EF ₁₆) = "0"
CTS _i /RTS _i (P60, P64, P73)	CTS input	CTS/RTS disable bit (bit 4 at address 03A4 ₁₆ , 03AC ₁₆ , 037C ₁₆) = "0" CTS/RTS function select bit (bit 2 at address 03A4 ₁₆ , 03AC ₁₆ , 037C ₁₆) = "0" Port P60, P64 and P73 direction register (bits 0 and 4 at address 03EE ₁₆ , bit 3 at address 03EF ₁₆) = "0"
	RTS output	CTS/RTS disable bit (bit 4 at address 03A4 ₁₆ , 03AC ₁₆ , 037C ₁₆) = "0" CTS/RTS function select bit (bit 2 at address 03A4 ₁₆ , 03AC ₁₆ , 037C ₁₆) = "1"
	Programmable I/O port	CTS/RTS disable bit (bit 4 at address 03A4 ₁₆ , 03AC ₁₆ , 037C ₁₆) = "1"



UART0 through UART2




Figure 83: Typical transmit/receive timings in clock synchronous serial I/O mode



UART0 through UART2

(a) Polarity select function

As shown in Figure 84, the CLK polarity select bit (bit 6 at addresses 03A4₁₆, 03AC₁₆, 037C₁₆) allows selection of the polarity of the transfer clock.




Figure 84: Polarity of transfer clock

(b) LSB first/MSB first select function

As shown in Figure 85, when the transfer format select bit (bit 7 at addresses 03A4₁₆, 03AC₁₆, 037C₁₆) = "0", the transfer format is "LSB first"; when the bit = "1", the transfer format is "MSB first".




Figure 85: Transfer format



UART0 through UART2

(c) Transfer clock output from multiple pins function (UART1)

This function allows the setting two transfer clock output pins and choosing one of the two to output a clock by using the CLK and CLKS select bit (bits 4 and 5 at address 03B0₁₆). (See Figure 86.) The multiple pins function is valid only when the internal clock is selected for UART1. Note that when this function is selected, UART1 CTS/RTS function cannot be used.




Figure 86: The transfer clock output from the multiple pins function usage

(d) Continuous receive mode

If the continuous receive mode enable bit (bits 2 and 3 at address 03B0₁₆, bit 5 at address 037D₁₆) is set to "1", the unit is placed in continuous receive mode. In this mode, when the receive buffer register is read out, the unit simultaneously goes to a receive enable state without having to set dummy data to the transmit buffer register back again.

(e) Separate CTS/RTS pins function (UART0)

This function works the same way as in the clock asynchronous serial I/O (UART) mode. The method of setting and the input/output pin functions are both the same, so refer to select function in the next section, "(2) Clock asynchronous serial I/O (UART) mode." Note that this function is invalid if the transfer clock output from the multiple pins function is selected.

(f) Serial data logic switch function (UART2)

When the data logic select bit (bit6 at address 037D₁₆) = "1", and writing to transmit buffer register or reading from receive buffer register, data is reversed. Figure 87 shows the example of serial data logic switch timing.




Figure 87: Serial data logic switch timing



UART0 through UART2

(2) Clock asynchronous serial I/O (UART) mode

The UART mode allows transmitting and receiving data after setting the desired transfer rate and transfer data format. Table 26 and Table 27 list the specifications of the UART mode. Figure 88 shows the UARTi transmit/receive mode register.

Table 26: Specifications of UART Mode (1)

Item	Specification
Transfer data format	<ul style="list-style-type: none"> • Character bit (transfer data): 7 bits, 8 bits, or 9 bits as selected • Start bit: 1 bit • Parity bit: Odd, even, or nothing as selected • Stop bit: 1 bit or 2 bits as selected
Transfer clock	<ul style="list-style-type: none"> • When internal clock is selected (bit 3 at addresses 03A0₁₆, 03A8₁₆, 0378₁₆ = "0") : f_i/16(n+1) (Note 1) f_i = f₁, f₈, f₃₂ • When external clock is selected (bit 3 at addresses 03A0₁₆, 03A8₁₆, 0378₁₆ = "1") : fEXT/16(n+1)(Note 1) (Note 2)
Transmission/reception control	<ul style="list-style-type: none"> • CTS function/RTS function/CTS, RTS function chosen to be invalid
Transmission start condition	<ul style="list-style-type: none"> • To start transmission, the following requirements must be met: <ul style="list-style-type: none"> - Transmit enable bit (bit 0 at addresses 03A5₁₆, 03AD₁₆, 037D₁₆) = "1" - Transmit buffer empty flag (bit 1 at addresses 03A5₁₆, 03AD₁₆, 037D₁₆) = "0" - When CTS function selected, CTS input level = "L"
Reception start condition	<ul style="list-style-type: none"> • To start reception, the following requirements must be met: <ul style="list-style-type: none"> - Receive enable bit (bit 2 at addresses 03A5₁₆, 03AD₁₆, 037D₁₆) = "1" - Start bit detection
Interrupt request generation timing	<ul style="list-style-type: none"> • When transmitting <ul style="list-style-type: none"> - Transmit interrupt cause select bits (bits 0,1 at address 03B0₁₆, bit4 at address 037D₁₆) = "0": Interrupts requested when data transfer from UARTi transfer buffer register to UARTi transmit register is completed - Transmit interrupt cause select bits (bits 0, 1 at address 03B0₁₆, bit4 at address 037D₁₆) = "1": Interrupts requested when data transmission from UARTi transfer register is completed • When receiving <ul style="list-style-type: none"> - Interrupts requested when data transfer from UARTi receive register to UARTi receive buffer register is completed
Error detection	<ul style="list-style-type: none"> • Overrun error (Note 3) This error occurs when the next data is ready before contents of UARTi receive buffer register are read out • Framing error This error occurs when the number of stop bits set is not detected • Parity error This error occurs when if parity is enabled, the number of 1's in parity and character bits does not match the number of 1's set • Error sum flag This flag is set (= 1) when any of the overrun, framing, and parity errors is encountered

Note 1: 'n' denotes the value 00₁₆ to FF₁₆ that is set to the UARTi bit rate generator.

Note 2: fEXT is input from the CLKi pin.

Note 3: If an overrun error occurs, the UARTi receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit is not set to "1"



UART0 through UART2

Table 27: Specifications of UART Mode (2)

Item	Specification
Select function	<ul style="list-style-type: none"> • Separate CTS/RTS pins (UART0) UART0 CTS and RTS pins each can be assigned to separate pins • Sleep mode selection (UART0, UART1) This mode is used to transfer data to and from one of multiple slave micro-computers • Serial data logic switch (UART2) This function is reversing logic value of transferring data. Start bit, parity bit and stop bit are not reversed. • TxD, RxD I/O polarity switch This function is reversing TxD port output and RxD port input. All I/O data level is reversed.

UARTi transmit / receive mode registers

b7	b6	b5	b4	b3	b2	b1	b0	Symbol UiMR(i=0,1)	Address 03A0 ₁₆ , 03A8 ₁₆	When reset 00 ₁₆

UART2 transmit / receive mode register

b7	b6	b5	b4	b3	b2	b1	b0	Symbol U2MR	Address 0378 ₁₆	When reset 00 ₁₆

Note: Usually set to "0".

Figure 88: UARTi transmit/receive mode register in UART mode



UART0 through UART2

Table 28 lists the functions of the input/output pins during UART mode. This table shows the pin functions when the separate CTS/RTS pins function is not selected. Note that for a period from when the UARTi operation mode is selected to when transfer starts, the TxDi pin outputs a "H".

Table 28: Input/output pin functions in UART mode


Pin name	Function	Method of selection
TxDi (P63, P67, P70)	Serial data output	
RxDi (P62, P66, P71)	Serial data input	Port P62, P66, and P71 direction register (bits 2 and 6 at address 03EE ₁₆ bit 1 at address 03EF ₁₆) = "0" (Can be used as an input port when performing transmission only.)
CLKi (P61, P65, P72)	Programmable I/O port	Internal/external clock select bit (bit 3 at address 03A0 ₁₆ , 03A8 ₁₆ , 0378 ₁₆) = "0"
	Transfer clock input	Internal/external clock select bit (bit 3 at address 03A0 ₁₆ , 03A8 ₁₆ , 0378 ₁₆) = "1" Port P61, P65, and P72 direction register (bits 1 and 5 at address 03EE ₁₆ , bit 2 at address 03EF ₁₆) = "0"
CTS _i /RTS _i (P60, P64, P73)	CTS input	CTS/RTS disable bit (bit 4 at address 03A4 ₁₆ , 03AC ₁₆ , 037C ₁₆) = "0" CTS/RTS function select bit (bit 2 at address 03A4 ₁₆ , 03AC ₁₆ , 037C ₁₆) = "0" Port P60, P64 and P73 direction register (bits 0 and 4 at address 03EE ₁₆ , bit 3 at address 03EF ₁₆) = "0"
	RTS output	CTS/RTS disable bit (bit 4 at address 03A4 ₁₆ , 03AC ₁₆ , 037C ₁₆) = "0" CTS/RTS function select bit (bit 2 at address 03A4 ₁₆ , 03AC ₁₆ , 037C ₁₆) = "1"
	Programmable I/O port	CTS/RTS disable bit (bit 4 at address 03A4 ₁₆ , 03AC ₁₆ , 037C ₁₆) = "1"

Figure 89 and Figure 90 show the typical UART mode transmit and receive timing diagrams.



UART0 through UART2

- Example of transmit timing when transfer data is 8 bits long (parity enabled, one stop bit)



- Example of receive timing when transfer data is 8 bits long (parity enabled, one stop bit)




Figure 89: Typical transmit timings in UART mode



UART0 through UART2




Figure 90: Typical receive timing in UART mode

(a) Separate CTS/RTS pins function (UART0)

With the separate CTS/RTS bit (bit 6 at address 03B0₁₆) is set to "1", the unit outputs/inputs the CTS and RTS signals on different pins. (See Figure 91.) This function is valid only for UART0. Note that if this function is selected, the CTS/RTS function for UART1 cannot be used.




Figure 91: The separate CTS/RTS pins function usage

(b) Sleep mode (UART0, UART1)


This mode is used to transfer data between specific microcomputers among multiple microcomputers connected using UARTi. The sleep mode is selected when the sleep select bit (bit 7 at addresses 03A0₁₆, 03A8₁₆) is set to "1" during reception. In this mode, the unit performs receive operation when the MSB of the received data = "1" and does not perform receive operation when the MSB = "0".



UART0 through UART2

(c) Function for switching serial data logic (UART2)


When the data logic select bit (bit 6 of address 037D₁₆) is assigned 1, data is inverted in writing to the transmission buffer register or reading the reception buffer register. Figure 92 shows the example of timing for switching serial data logic.

**Figure 92: Timing for switching serial data logic****(d) TxD, RxD I/O polarity reverse function (UART2)**

This function is to reverse TxD pin output and RxD pin input. The level of any data to be input or output (including the start bit, stop bit(s), and parity bit) is reversed. Set this function to "0" (not to reverse) for usual use.

(e) Bus collision detection function (UART2)

This function is to sample the output level of the TxD pin and the input level of the RxD pin at the rising edge of the transfer clock; if their values are different, then an interrupt request occurs. Figure 93 shows the example of detection timing of a buss collision (in UART mode).

**Figure 93: Detection timing of a bus collision (in UART mode)**



UART0 through UART2

(3) Clock-asynchronous serial I/O mode (compliant with the SIM interface)

The SIM interface is used for connecting the microcomputer with a memory card I/C or the like; adding some extra settings in UART2 clock-asynchronous serial I/O mode allows the user to effect this function. Table 29 shows the specifications of clock-asynchronous serial I/O mode (compliant with the SIM interface). Figure 94 shows the typical transmit/receive timing in UART mode.

Table 29: Specifications of clock-asynchronous serial I/O mode (compliant with the SIM interface)

Item	Specification
Transfer data format	<ul style="list-style-type: none"> • Transfer data 8-bit UART mode (bit 2 through bit 0 of address 0378₁₆ = "1012") • One stop bit (bit 4 of address 0378₁₆ = "0") • With the direct format chosen <ul style="list-style-type: none"> Set parity to "even" (bit 5 and bit 6 of address 0378₁₆ = "1" and "1" respectively) Set data logic to "direct" (bit 6 of address 037D₁₆ = "0"). Set transfer format to LSB (bit 7 of address 037C₁₆ = "0"). • With the inverse format chosen <ul style="list-style-type: none"> Set parity to "odd" (bit 5 and bit 6 of address 0378₁₆ = "0" and "1" respectively) Set data logic to "inverse" (bit 6 of address 037D₁₆ = "1") Set transfer format to MSB (bit 7 of address 037C₁₆ = "1")
Transfer clock	<ul style="list-style-type: none"> • With the internal clock chosen (bit 3 of address 0378₁₆ = "0") : $f_i / 16 (n + 1)$ (Note 1) : $f_i = f_1, f_8, f_{32}$ • With an external clock chosen (bit 3 of address 0378₁₆ = "1") : $f_{EXT} / 16 (n + 1)$ (Note 1) (Note 2)
Transmission / reception control	<ul style="list-style-type: none"> • Disable the CTS and RTS function (bit 4 of address 037C₁₆ = "1")
Other settings	<ul style="list-style-type: none"> • The sleep mode select function is not available for UART2 • Set transmission interrupt factor to "transmission completed" (bit 4 of address 037D₁₆ = "1")
Transmission start condition	<ul style="list-style-type: none"> • To start transmission, the following requirements must be met: <ul style="list-style-type: none"> - Transmit enable bit (bit 0 of address 037D₁₆) = "1" - Transmit buffer empty flag (bit 1 of address 037D₁₆) = "0"
Reception start condition	<ul style="list-style-type: none"> • To start reception, the following requirements must be met: <ul style="list-style-type: none"> - Reception enable bit (bit 2 of address 037D₁₆) = "1" - Detection of a start bit • When transmitting <ul style="list-style-type: none"> When data transmission from the UART2 transfer register is completed (bit 4 of address 037D₁₆ = "1") • When receiving <ul style="list-style-type: none"> When data transfer from the UART2 receive register to the UART2 receive buffer register is completed
Error detection	<ul style="list-style-type: none"> • Overrun error (see the specifications of clock-asynchronous serial I/O) (Note 3) • Framing error (see the specifications of clock-asynchronous serial I/O) • Parity error (see the specifications of clock-asynchronous serial I/O) <ul style="list-style-type: none"> - On the reception side, an "L" level is output from the Tx/D2 pin by use of the parity error signal output function (bit 7 of address 037D₁₆ = "1") when a parity error is detected - On the transmission side, a parity error is detected by the level of input to the Rx/D2 pin when a transmission interrupt occurs • The error sum flag (see the specifications of clock-asynchronous serial I/O)


Note 1: 'n' denotes the value 00₁₆ to FF₁₆ that is set to the UARTi bit rate generator.

Note 2: fEXT is input from the CLK2 pin.

Note 3: If an overrun error occurs, the UART2 receive buffer will have the next data written in. Note also that the UARTi receive interrupt request bit is not set to "1".



UART0 through UART2

**Figure 94: Typical transmit/receive timing in UART mode (compliant with the SIM interface)**



UART0 through UART2

(a) Function for outputting a parity error signal

With the error signal output enable bit (bit 7 of address 037D₁₆) assigned "1", you can output an "L" level from the TxD2 pin when a parity error is detected. In step with this function, the generation timing of a transmission completion interrupt changes to the detection timing of a parity error signal. Figure 95 shows the output timing of the parity error signal.




Figure 95: Output timing of the parity error signal

(b) Direct format/inverse format

Connecting the SIM card allows you to switch between direct format and inverse format. If you choose the direct format, D0 data is output from TxD2. If you choose the inverse format, D7 data is inverted and output from TxD2.

Figure 96 shows the SIM interface format.




Figure 96: SIM interface format

Figure 97 shows the example of connecting the SIM interface with TxD2 and RxD2 pulled up.




Figure 97: Connecting the SIM interface



A-D Converter

2.24 A-D Converter

The A-D converter consists of one 10-bit successive approximation A-D converter circuit with a capacitive coupling amplifier. Pins P100 to P107 function as the analog signal input pins. The direction registers of these pins for A-D conversion must therefore be set to input. The Vref connect bit (bit 5 at address 03D7₁₆) can be used to isolate the resistance ladder of the A-D converter from the reference voltage input pin (VREF) when the A-D converter is not used. Doing so stops any current flowing into the resistance ladder from VREF, reducing the power dissipation. When using the A-D converter, start A-D conversion only after setting bit 5 of 03D7₁₆ to connect VREF.

The result of A-D conversion is stored in the A-D registers of the selected pins. When set to 10-bit precision, the low 8 bits are stored in the even addresses and the high 2 bits in the odd addresses. When set to 8-bit precision, the low 8 bits are stored in the even addresses.

Table 30 shows the performance of the A-D converter. Figure 98 shows the block diagram of the A-D converter, and Figure 99 and Figure 100 show the A-D converter-related registers.

r

Table 30: Performance of A-D Converter

Item	Performance	
Method of A-D conversion	Successive approximation (capacitive coupling amplifier)	
Analog input voltage (Note 1)	0V to AVCC (VCC)	
Operating clock fAD (Note 2)	VCC = 5V	fAD/divide-by-2 or fAD/divide-by-4 or fAD, fAD=f(XIN)
Resolution	8-bit or 10-bit (selectable)	
Absolute precision	VCC = 5V	<ul style="list-style-type: none">• Without sample and hold function 3LSB• With sample and hold function (8-bit resolution) 2LSB• With sample and hold function (10-bit resolution)AN0 to AN7 input 3LSB
Operating modes	One-shot mode, repeat mode, single sweep mode, repeat sweep mode 0, and repeat sweep mode 1	
Analog input pins	8pins (AN0 to AN7)	
A-D conversion start condition	<ul style="list-style-type: none">•Software trigger A-D conversion starts when the A-D conversion start flag changes to “1”•External trigger (can be retriggered) A-D conversion starts when the A-D conversion start flag is “1” and the $\overline{AD_{TRG}}$/P87 input changes from “H” to “L”	
Conversion speed per pin	<ul style="list-style-type: none">•Without sample and hold function 8-bit resolution: 49 ϕAD cycles, 10-bit resolution: 59 ϕAD cycles• With sample and hold function 8-bit resolution: 28 ϕAD cycles, 10-bit resolution: 33 ϕAD cycles	
Note 1 Does not depend on use of sample and hold function.		
Note 2 Without sample and hold function, set the 0AD frequency to 250 kHz minimum; with sample and hold function, set the 0AD frequency to 1 MHz minimum.		



A-D Converter




Figure 98: Block diagram of A-D converter



A-D Converter




Figure 99: A-D converter-related registers (1)



A-D Converter




Figure 100: A-D converter-related registers (2)



A-D Converter

(1) One-shot mode

In one-shot mode, the pin selected using the analog input pin select bit is used for one-shot A-D conversion. Table 31 shows the specifications of one-shot mode. Figure 101 shows the A-D control register in one-shot mode.

Table 31: One-shot mode specification

Item	Specification
Function	The pin selected by the analog input pin select bit is used for one A-D conversion
Start condition	Writing "1" to A-D conversion start flag
Stop condition	<ul style="list-style-type: none"> End of A-D conversion (A-D conversion start flag changes to "0", except when external trigger is selected) Writing "0" to A-D conversion start flag
Interrupt request generation timing	End of A-D conversion
Input pin	One of AN0 to AN7, as selected
Reading of result of A-D converter	Read A-D register corresponding to selected pin




Figure 101: A-D conversion register in one-shot mode



A-D Converter

(2) Repeat mode

In repeat mode, the pin selected using the analog input pin select bit is used for repeated A-D conversion. Table 32 shows the specifications of repeat mode. Figure 102 shows the A-D control register in repeat mode.

Table 32: Repeat sweep mode 0 specifications

Item	Specification
Function	The pin selected by the analog input pin select bit is used for repeated A-D conversion
Star condition	Writing "1" to A-D conversion start flag
Stop condition	Writing "0" to A-D conversion start flag
Interrupt request generation timing	None generated
Input pin	One of AN0 to AN7, as selected
Reading of result of A-D converter	Read A-D register corresponding to selected pin




Figure 102: A-D conversion register in repeat mode



A-D Converter

(3) Single sweep mode

In single sweep mode, the pins selected using the A-D sweep pin select bit are used for one-by-one A-D conversion. Table 33 shows the specifications of single sweep mode. Figure 103 shows the A-D control register in single sweep mode.

Table 33: Single sweep mode specification

Item	Specification
Function	The pins selected by the A-D sweep pin select bit are used for one-by-one A-D conversion
Start condition	Writing "1" to A-D converter start flag
Stop condition	<ul style="list-style-type: none"> End of A-D conversion (A-D conversion start flag changes to "0", except when external trigger is selected) Writing "0" to A-D conversion start flag
Interrupt request generation timing	End of A-D conversion
Input pin	AN0 and AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins), or AN0 to AN7 (8 pins)
Reading of result of A-D converter	Read A-D register corresponding to selected pin




Figure 103: A-D conversion register in single sweep mode



A-D Converter

(4) Repeat sweep mode 0

In repeat sweep mode 0, the pins selected using the A-D sweep pin select bit are used for repeat sweep A-D conversion. Table 34 shows the specifications of repeat sweep mode 0. Figure 104 shows the A-D control register in repeat sweep mode 0.

Table 34: Repeat sweep mode 0 specifications

Item	Specification
Function	The pins selected by the A-D sweep pin select bit are used for repeat sweep A-D conversion
Start condition	Writing "1" to A-D conversion start flag
Stop condition	Writing "0" to A-D conversion start flag
Interrupt request generation timing	None generated
Input pin	AN0 and AN1 (2 pins), AN0 to AN3 (4 pins), AN0 to AN5 (6 pins), or AN0 to AN7 (8 pins)
Reading of result of A-D converter	Read A-D register corresponding to selected pin (at any time)




Figure 104: A-D conversion register in repeat sweep mode 0




A-D Converter

(5) Repeat sweep mode 1

In repeat sweep mode 1, all pins are used for A-D conversion with emphasis on the pin or pins selected using the A-D sweep pin select bit. Table 35 shows the specifications of repeat sweep mode 1. Figure 105 shows the A-D control in repeat sweep mode 1.

Table 35: Repeat sweep mode 1 specification

Item	Specification
Function	All pins perform repeat sweep A-D conversion, with emphasis on the pin or pins selected by the A-D sweep pin select bit Example : AN0 selected AN0 AN1 AN0 AN2 AN0 AN3, etc
Start condition	Writing "1" to A-D conversion start flag
Stop condition	Writing "0" to A-D conversion start flag
Interrupt request generation timing	None generated
Input pin	AN0 (1 pin), AN0 and AN1 (2 pins), AN0 to AN2 (3 pins), AN0 to AN3 (4 pins)
Reading of result of A-D converter	Read A-D register corresponding to selected pin (at any time)

**Figure 105: A-D conversion register in repeat sweep mode 1**



A-D Converter

Sample and hold

Sample and hold is selected by setting bit 0 of the A-D control register 2 (address 03D4₁₆) to "1". When sample and hold is selected, the rate of conversion of each pin increases. As a result, a 28 ϕ AD cycle is achieved with 8-bit resolution and 33 ϕ AD with 10-bit resolution. Sample and hold can be selected in all modes. However, in all modes, be sure to specify before starting A-D conversion whether sample and hold is to be used.



CRC Calculation Circuit

2.25 CRC Calculation Circuit

The Cyclic Redundancy Check (CRC) calculation circuit detects an error in data blocks. The microcomputer uses a generator polynomial of CRC_CCITT ($X^{16} + X^{12} + X^5 + 1$) to generate CRC code.

The CRC code is a 16-bit code generated for a block of a given data length in multiples of 8 bits. The CRC code is set in a CRC data register each time one byte of data is transferred to a CRC input register after writing an initial value into the CRC data register. Generation of CRC code for one byte of data is completed in two machine cycles.

Figure 106 shows the block diagram of the CRC circuit. Figure 107 shows the CRC-related registers.




Figure 106: Block diagram of CRC circuit




Figure 107: CRC-related registers



Programmable I/O Ports

2.26 Programmable I/O Ports

There are 63 programmable I/O ports: P0 to P3, P6 to P8 (excluding P85), and P10. Each port can be set independently for input or output using the direction register. A pull-up resistance for each block of 4 ports can be set. P85 is an input-only port and has no built-in pull-up resistance.

Figure 108 and Figure 109 show the programmable I/O ports.

Each pin functions as a programmable I/O port and as the I/O for the built-in peripheral devices.

To use the pins as the inputs for the built-in peripheral devices, set the direction register of each pin to input mode. When the pins are used as the outputs for the built-in peripheral devices, they function as outputs regardless of the contents of the direction registers. Unused I/O pins can be terminated as shown in Figure 114 and Table 36.

(1) Direction registers

Figure 110 shows the direction registers.

These registers are used to choose the direction of the programmable I/O ports. Each bit in these registers corresponds one for one to each I/O pin.

Note: There is no direction register bit for P85.

(2) Port registers

Figure 111 shows the port registers.

These registers are used to write and read data for input and output to and from an external device. A port register consists of a port latch to hold output data and a circuit to read the status of a pin. Each bit in port registers corresponds one for one to each I/O pin.

(3) Pull-up control registers

Figure 112 shows the pull-up control registers. The pull-up control register can be set to apply a pull-up resistance to each block of 4 ports. When ports are set to have a pull-up resistance, the pull-up resistance is connected only when the direction register is set for input.

(4) High drive capacity registers

Figure 113 shows the Port 2 and PWM drive capacity registers. Port 2 can be configured to drive an LED by increasing the drive strength of the corresponding bit's N-channel transistor. Each PWM output (TA0OUT~TA4OUT) can be configured for high-drive capability by increasing the drive strength of the corresponding bits.



Programmable I/O Ports




Figure 108: Programmable I/O ports (1)



Programmable I/O Ports




Figure 109: Programmable I/O ports (2)



Programmable I/O Ports




Figure 110: Direction register




Figure 111: Port register



Programmable I/O Ports




Figure 112: Pull-up control register




Figure 113: Port 2 and PWM drive capacity registers



Programmable I/O Ports




Figure 114: Example connection unused pins

Table 36: Example connection of unused pins in single-chip mode

Pin name	Connection
Ports P0 to P3, P6 to P8, P10 (excluding P85)	After setting for input mode, connect every pin to Vss or Vcc via a resistor; or after setting for output mode, leave these pins open
Xout	Open
NMI	Connect via resistor to Vcc (pull-up)
AVcc	Connect to Vcc
Avss, Vref, BYTE	Connect to Vss



Usage Precautions

3.0 Usage

3.1 Usage Precautions

Timer A (timer mode)

- Reading the timer Ai register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Ai register with the reload timing gets "FFFF16". Reading the timer Ai register after setting a value in the timer Ai register with a count halted but before the counter starts counting gets a proper value.

Timer A (event counter mode)

- Reading the timer Ai register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Ai register with the reload timing gets "FFFF16" by underflow or "000016" by overflow. Reading the timer Ai register after setting a value in the timer Ai register with a count halted but before the counter starts counting gets a proper value.
- When stop counting in free run type, set timer again.

Timer A (pulse width modulation mode)

- The timer Ai interrupt request bit becomes "1" if setting operation mode of the timer in compliance with any of the following procedures:
 - Selecting PWM mode after reset.
 - Changing operation mode from timer mode to PWM mode.
 - Changing operation mode from event counter mode to PWM mode.

Therefore, to use timer Ai interrupt (interrupt request bit), set timer Ai interrupt request bit to "0" after the above listed changes have been made.

- Setting the count start flag to "0" while PWM pulses are being output causes the counter to stop counting. If the TAIOUT pin is outputting an "H" level in this instance, the output level goes to "L", and the timer Ai interrupt request bit goes to "1". If the TAIOUT pin is outputting an "L" level in this instance, the level does not change, and the timer Ai interrupt request bit does not becomes "1".

Timer B (timer mode)

- Reading the timer Bi register while a count is in progress allows reading, with arbitrary timing, the value of the counter. Reading the timer Bi register with the reload timing gets "FFFF16". Reading the timer Bi register after setting a value in the timer Bi register with a count halted but before the counter starts counting gets a proper value.

A-D Converter

- Write to each bit (except bit 6) of A-D control register 0, to each bit of A-D control register 1, and to bit 0 of A-D control register 2 when A-D conversion is stopped (before a trigger occurs). In particular, when the Vref connection bit is changed from "0" to "1", start A-D conversion after an elapse of 1 μ s or longer.
- When changing A-D operation mode, select analog input pin again.
- Using one-shot mode or single sweep mode
- Read the correspondence A-D register after confirming A-D conversion is finished. (It is known by A-D conversion interrupt request bit.)
- Using repeat mode, repeat sweep mode 0 or repeat sweep mode 1
- Use the undivided main clock as the internal CPU clock.



Usage Precautions

Stop Mode and Wait Mode

- When returning from stop mode by hardware reset, RESET pin must be set to “L” level until main clock oscillation is stabilized.

Interrupts

- Reading address 00000₁₆
 - When maskable interrupt is occurred, CPU read the interrupt information (the interrupt number and interrupt request level) in the interrupt sequence.
The interrupt request bit of the certain interrupt written in address 00000₁₆ is then set to “0”.
Reading address 00000₁₆ by software sets enabled highest priority interrupt source request bit to “0”.
Though the interrupt is generated, the interrupt routine may not be executed.
Do not read address 00000₁₆ by software.
- Setting the stack pointer
 - The value of the stack pointer immediately after reset is initialized to 000016. Accepting an interrupt before setting a value in the stack pointer may become a factor of runaway. Be sure to set a value in the stack pointer before accepting an interrupt.
 - When using the NMI interrupt, initialize the stack point at the beginning of a program. Concerning the first instruction immediately after reset, generating any interrupts including the NMI interrupt is prohibited.
- The NMI interrupt
 - As for the NMI interrupt pin, an interrupt cannot be prohibited. Connect it to the VCC pin if unused.
 - Do not get either into stop mode or into wait mode with the NMI pin set to “L”.

Built-in PROM version

- All built-in PROM versions

High voltage is required to program to the built-in PROM. Be careful not to apply excessive voltage. Be especially careful during power-on.
- One Time PROM version

One Time PROM versions shipped in blank, of which built-in PROMs are programmed by users, are also provided. For these microcomputers, a programming test and screening are not performed in the assembly process and the following processes. To improve their reliability after programming, we recommend to program and test as flow shown in Figure 115 before use.



Usage Precautions




Figure 115: Programming and test flow for One-time PROM (OTP) version

- EPROM version

- Cover the transparent glass window with a shield or others during the read mode because exposing to sun light or fluorescent lamp can cause erasing the information.
- A shield to cover the transparent window is available from Mitsubishi Electric Corp. Be careful that the shield does not touch the EPROM lead pins.
- Clean the transparent glass before erasing. Fingers' flat and paste disturb the passage of ultraviolet rays and may affect badly the erasure capability.
- The EPROM version is a tool only for program development (for evaluation), and do not use it for the mass product run



Electrical

4.0 Specifications

4.1 Electrical

Table 37: Absolute maximum ratings

Symbol	Parameter	Condition	Rated Value	Unit
V_{CC}	Supply voltage	$V_{CC}=AV_{CC}$	-0.3 to 7.0	V
AV_{CC}	Analog supply voltage	$V_{CC}=AV_{CC}$	-0.3 to 7.0	V
V_I	Input voltage	Port0, Port1, Port2, Port3, Port6, Port7, Port8, Port10, RESET, VREF, XIN	-0.3 to $V_{CC}+0.3$	V
V_I	Input voltage	CNVss	-0.3 to 7.0 (Note 1)	V
V_O	Output voltage	Port0, Port1, Port2, Port3, Port6, Port7, Port8 (except P85), Port10, RESET, VREF, XIN		V
P_d	Power dissipation	$T_a=25^\circ\text{C}$	300	mW
T_{opr}	Operating ambient temperature		-20 to 85 / -40 to 85 (Note 2)	$^\circ\text{C}$
T_{stg}	Storage temperature		-65 to 150	$^\circ\text{C}$

Note 1: When writing to EPROM, CNVss rated value is -0.3 to 13 volts

Note 2: Extended temperature version (-40 to 85 $^\circ\text{C}$) must be specified.

Table 38: Recommended operating conditions (Note 1)

Symbol	Parameter		Standard			Unit
			Min	Typ	Max	
V_{CC}	Supply voltage		4.1	5.0	5.5	V
AV_{CC}	Analog supply voltage			V_{CC}		V
V_{IH}	High input voltage	Port 0, Port1, Port2, Port3, Port6, Port7, Port8, Port10, RESET, VREF, XIN, CNVss	0.8 V_{CC}		V_{CC}	V
V_{IL}	Low input voltage	Port0, Port1, Port2, Port3, Port6, Port7, Port8, Port10, RESET, VREF, XIN, CNVss	0		0.2 V_{CC}	V
$I_{OH}(\text{peak})$	High peak output current	Port0, Port1, Port3, Port6, P71, P73, P75, P77, P81 to P87, Port10			-10	mA
		P20 to P27, P70, P72, P74, P76, P80			-20	mA
$I_{OH}(\text{avg.})$	High avg output current	Port0, Port1, Port3, Port6, P71, P73, P75, P77, P81 to P87, Port10			-5	mA
		P20 to P27, P70, P72, P74, P76, P80			-10	mA
$\Sigma I_{OH}(\text{peak})$	High peak output current	P2, P3, P6, P7, P8 ₀ ~P8 ₂			-80	mA
		P0, P1, P8 ₃ ~P8 ₇ , P10			-80	mA
$\Sigma I_{OH}(\text{avg.})$	High avg output current	P2, P3, P6, P7, P8 ₀ ~P8 ₂			-40	mA
		P0, P1, P8 ₃ ~P8 ₇ , P10			-40	mA
$I_{OL}(\text{peak})$	Low peak output current	Port0, Port1, Port3, Port6, P71, P73, P75, P77, P81 to P87, Port10			10	mA
		P20 to P27, P70, P72, P74, P76, P80			20	mA
$I_{OL}(\text{avg.})$	Low avg output current	Port0, Port1, Port3, Port6, P71, P73, P75, P77, P81 to P87, Port10			5	mA
		P20 to P27, P70, P72, P74, P76, P80			10	mA
$\Sigma I_{OL}(\text{peak})$	Low peak output current	P2, P3, P6, P7, P8 ₀ ~P8 ₂			80	mA
		P0, P1, P8 ₃ ~P8 ₇ , P10			80	mA
$\Sigma I_{OL}(\text{avg.})$	Low avg output current	P2, P3, P6, P7, P8 ₀ ~P8 ₂			40	mA
		P0, P1, P8 ₃ ~P8 ₇ , P10			40	mA
$f(Xin)$	Main clock input oscillation frequency		0		12	MHz

Note: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.



Electrical

Table 39: Electrical characteristics (Vcc=5V, Vss=0V, Ta=25°C, f(xin) = 12MHz)

Symbol	Parameter		Measuring condition	Standard			Unit
				Min	Typ	Max	
VOH	High output voltage	Port0, Port1, Port2, Port3, Port6, Port71, ,P73,P75,P77,Port8 (except P85), Port10	IOH = -5mA	3.0			V
VOH	High output voltage	Port 70,P72,P74,P76,P80	IOH = -10mA	3.0			V
VOH	High output voltage	Port0, Port1, Port2, Port3, Port6, Port71, ,P73,P75,P77,Port8 (except P85), Port10	IOH = -5mA	3.0			V
VOH	High output voltage	Xout	high power	IOH = -1mA	3.0		V
			low power	IOH = -0.5mA	3.0		V
VOL	Low output voltage	Port0, Port1, Port2, Port3, Port6, Port71, ,P73,P75,P77,Port8 (except P85), Port10	IOL = 5mA			2.0	V
VOL	Low output voltage	High-drive mode Port 2	IOL = 10mA			2.0	V
VOL	Low output voltage	Port 70,P72,P74,P76,P80	IOL= 10mA			2.0	V
VOL	Low output voltage	Port0, Port1, Port2, Port3, Port6, Port71, ,P73,P75,P77,Port8 (except P85), Port10	IOL = 200uA			0.45	V
VOL	Low output voltage	Xout	high power	IOH = 1mA		2.0	V
			low power	IOH = 0.5mA		2.0	V
VT+-VT-	Hysteresis	HOLD, RDY, TA0in to TA4in, INT0 to INT2, ADTRG, CTS0, CTS1, CLK0, CLK1, TA2out to TA4out, NMI, KI0 to KI15		0.2		0.8	V
VT+-VT-	Hysteresis	RESET		0.2		0.8	V
Iih	High input current	Port0, Port1, Port2, Port3, Port6, Port7,Port8, Port10, XIN, RESET, CNVss, BYTE	VI = 5V			5.0	uA
Iil	Low input current	Port0, Port1, Port2, Port3, Port6, Port7, Port8, Port10, XIN, RESET, CNVss, BYTE	VI = 0V			-5.0	uA
RPULLUP	Pull-up resistance	Port0, Port1, Port2, Port3, Port6, Port7, Port8, Port10, XIN, RESET, CNVss, BYTE	VI = 0V	30	50	167	kΩ
RXIN	Feedback resistance, XIN				1.0		MΩ
VRAM	RAM retention voltage		When clock is stopped	2.0			V
Icc	Power supply current(Vcc = 5.5V) 1.Estimated	Output pins open, other pins tied to Vss	f(xin)=12MHz square wave			83 ₁	mA
			Ta=25°C clock stopped			1	uA
			Ta=85°C clock stopped			20	uA



Timing

Table 40: A-D conversion characteristics ($V_{CC}, AV_{CC}=5V$, $V_S, AV_{SS}=0V$, $T_a=25^\circ C$, $f(xin) = 12MHz$)

Symbol	Parameter		Measuring condition	Standard			Unit
				Min	Typ	Max	
-	Resolution		$V_{REF} = V_{CC}$			10	Bits
-	Absolute accuracy	Sample and hold function not available	$V_{REF} = V_{CC} = 5V$			± 3	LSB
		Sample and hold function available (10bit)	$V_{REF} = V_{CC} = 5V$			± 3	LSB
		Sample and hold function available (8bit)	$V_{REF} = V_{CC} = 5V$			± 2	LSB
RLADDER	Ladder resistance		$V_{REF} = V_{CC}$	10		40	$k\Omega$
tCONV	Conversion time (10bit)			2.75			μs
tCONV	Conversion time (8bit)			2.34			μs
tsAMP	Sampling time			0.25			μs
VREF	Reference voltage			2			V
VIA	Analog input voltage			0		V_{REF}	V

4.2 Timing

Timing requirements referenced to $V_{CC} = 5V$, $V_{SS} = 0V$, $T_a = 25^\circ C$ unless otherwise specified.

Table 41: External clock input

Symbol	Parameter	Standard		Unit
		Min	Max	
tc	External clock input cycle time	83.3		ns
tw(H)	External clock input HIGH pulse width	33		ns
tw(L)	External clock input LOW pulse width	33		ns
tr	External clock rise time		15	ns
tf	External clock fall time		15	ns

Table 42: Timer A input (counter input in event counter mode)

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(TA)	TAiIn input cycle time	83		ns
tw(TAH)	TAiIn input HIGH pulse width	33		ns
tw(TAL)	TAiIn input LOW pulse width	33		ns

Table 43: Timer A input (gating input in timer mode)

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(TA)	TAiIn input cycle time	333		ns
tw(TAH)	TAiIn input HIGH pulse width	167		ns
tw(TAL)	TAiIn input LOW pulse width	167		ns



Timing

Table 44: Timer A input (external trigger input in one-shot timer mode)

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(TA)	TAiN input cycle time	167		ns
tw(TAH)	TAiN input HIGH pulse width	83		ns
tw(TAL)	TAiN input LOW pulse width	83		ns

Table 45: Timer A input (external trigger input in pulse width modulation mode)

Symbol	Parameter	Standard		Unit
		Min	Max	
tw(TAH)	TAiN input HIGH pulse width	83		ns
tw(TAL)	TAiN input LOW pulse width	83		ns

Table 46: Timer A input (up/down input in event counter mode)

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(UP)	TAiOUT input cycle time	1667		ns
tw(UPH)	TAiOUT input HIGH pulse width	833		ns
tw(UPL)	TAiOUT input LOW pulse width	833		ns
tsu(UP-TIN)	TAiOUT input setup time	333		ns
th(TIN-UP)	TAiOUT input hold time	333		ns

Table 47: A-D trigger input

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(AD)	AD _{TRG} input cycle time (triggerable minimum)	833		ns
tw(ADL)	AD _{TRG} input LOW pulse width	105		ns

Table 48: Serial I/O

Symbol	Parameter	Standard		Unit
		Min	Max	
tc(CK)	CLKi input cycle time	167		ns
tw(CKH)	CLKi input HIGH pulse width	83		ns
tw(CKL)	CLKi input LOW pulse width	83		ns
td(C-Q)	TxDi output delay time		80	ns
th(C-Q)	TxDi hold time	0		ns
tsu(D-C)	RxDi input setup time	30		ns
th(C-D)	RxDi input hold time	90		ns

Table 49: External interrupt INTi inputs

Symbol	Parameter	Standard		Unit
		Min	Max	
tw(INH)	INTi input HIGH pulse width	208		ns
tw(INL)	INTi input LOW pulse width	208		ns



Timing Diagrams- Peripheral/interrupt

4.3 Timing Diagrams- Peripheral/interrupt




Figure 116: Peripheral / Interrupt timing diagram