64K x 18 Bit Flow–Through BurstRAM™ Synchronous Fast Static RAM

The MCM69F618A is a 1M bit synchronous fast static RAM designed to provide a burstable, high performance, secondary cache for the 68K Family, PowerPC™, 486, i960™ and Pentium™ microprocessors. It is organized as 64K words of 18 bits each. This device integrates input registers, a 2–bit address counter, and high speed SRAM onto a single monolithic circuit for reduced parts count in cache data RAM applications. Synchronous design allows precise cycle control with the use of an external clock (K). BiCMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.

Addresses (SA), data inputs (DQx), and all control signals except output enable (G) and Linear Burst Order (LBO) are clock (K) controlled through positive-edge-triggered noninverting registers.

positive-edge-triggered noninverting registers.

Bursts can be initiated with either ADSP or ADSC input pins. Subsequent burst addresses can be generated internally by the MCM69F618A (burst sequence operates in linear or interleaved mode dependent upon state of LBO) and controlled by the burst address advance (ADV) input pin.

Write cycles are internally self-timed and initiated by the rising edge of the clock (K) input. This feature eliminates complex off-chip write pulse generation and provides increased timing flexibility for incoming signals.

Synchronous byte write (SBx), synchronous global write (SGW), and synchronous write enable SW are provided to allow writes to either individual bytes or to both bytes. The two bytes are designated as "a" and "b". SBa controls DQa and SBb controls DQb. Individual bytes are written if the selected byte writes SBx are asserted with SW. Both bytes are written if either SGW is asserted or if all SBx and SW are asserted.

For read cycles, a flow-through SRAM allows output data to simply flow freely from the memory array.

The MCM69F618A operates from a 3.3 V power supply and all inputs and outputs are LVTTL compatible.

- MCM69F618A--8.5 = 8.5 ns access / 12 ns cycle
 MCM69F618A--9 = 9 ns access / 12 ns cycle
 MCM69F618A--10 = 10 ns access / 15 ns cycle
 MCM69F618A--12 = 12 ns access / 16.6 ns cycle
- Single 3.3 V + 10%, 5% Power Supply
- . ADSP. ADSC, and ADV Burst Control Pins
- Selectable Burst Sequencing Order (Linear/Interleaved)
- · Internally Self-Timed Write Cycle
- . Byte Write and Global Write Control
- 100 Pin TQFP Package


MCM69F618A



BurstRAM is a trademark of Motorola, Inc.
The PowerPC name is a trademark of IBM Corp., used under license therefrom.
i960 and Pentium are trademarks of Intel Corp.


REV 3

FUNCTIONAL BLOCK DIAGRAM



MOTOROLA FAST SRAM

PIN ASSIGNMENT



MCM69F618A 4-82

PIN DESCRIPTIONS

Pin Locations	Symbol	Туре	Description
85	ADSC	Input	Synchronous Address Status Controller: Initiates READ, WRITE or childeselect cycle.
84	ADSP	Input	Synchronous Address Status Processor: Initiates READ, WRITE or chip deselect cycle (exception – chip deselect does not occur when ADSP is asserted and SE1 is high).
83	ĀDV	Input	Synchronous Address Advance: Increments address count in accordance with counter type selected (linear/interleaved).
(a) 58, 59, 62, 63, 68, 69, 72, 73, 74 (b) 8, 9, 12, 13, 18, 19, 22, 23, 24	DQx	1/0	Synchronous Data I/O: "x" refers to the byte being read or written (byte a, b).
86	Ğ	Input	Asynchronous Output Enable Input: Low-enables output buffers (DQx pins). High – DQx pins are high impedance.
89	К	Input	Clock: This signal registers the address, data in, and all control signals except G and LBO.
31	ĹBŌ	Input	Linear Burst Order Input: This pin must remain in steady state (this signal not registered or latched). It must be tied high or low. Low-linear burst counter (68K/PowerPC) High-interleaved burst counter (486/960/Pentium)
32, 33, 34, 35, 44, 45, 46, 47, 48, 80, 81, 82, 99, 100	SA	Input	Synchronous Address Inputs: These inputs are registered and must meet setup and hold times.
36, 37	SA1,SA0	Input	Synchronous Address Inputs: these pins must be wired to the two LSE of the address bus for proper burst operation. These inputs are registered and must meet setup and hold times.
93, 94 (a) (b)	SBx	Input	Synchronous Byte Write Inputs: "x" refers to the byte being written (byt a, b). \$\overline{SGW}\$ overrides \$\overline{SBx}\$.
98	SE1	Input	Synchronous Chip Enable: Active low to enable chip. Negated high-blocks ADSP or deselects chip when ADSC is asserted
97	SE2	Input	Synchronous Chip Enable: Active high for depth expansion.
92	SE3	Input	Synchronous Chip Enable: Active low for depth expansion.
88	SGW	Input	Synchronous Global Write: This signal writes all bytes regardless of th status of the SBx and SW signals. If only byte write signals SBx are being used, tie this pin high.
87	sw	Input	Synchronous Write: This signal writes only those bytes that have been selected using the byte write SBx pins. If only byte write signals SBx are being used, tie this pin low.
4, 11, 15, 20, 27, 41, 54, 61, 65, 70, 77, 91	VDD	Supply	Power Supply: 3.3 V + 10%, - 5%
5, 10, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	Vss	Supply	Ground
64	NC	Input	No Connection: There is no connection to the chip. For compatibility reasons, it is recommended that this pin be tied low for system design that do not have a sleep mode associated with the cache/memory controller. Other vendors' RAMs may have implemented this Sleep Mode (ZZ) feature.
1, 2, 3, 6, 7, 14, 16, 25, 28, 29, 30, 38, 39, 42, 43, 49, 50, 51, 52, 53, 56, 57, 66, 75, 78, 79, 95, 96	NC	_	No Connection: There is no connection to the chip.

MCM69F618A MCM69F618A

TRUTH TABLE (See Notes 1 through 4)

Next Cycle	Address Used	SE1	SE2	SE3	ADSP	ADSC	ADV	G 3	DQx	Write 2, 4
Deselect	None	1	х	х	х	0	х	х	HighZ	Х
Deselect	None	0	х	1	0	Х	х	х	High-Z	Х
Deselect	None	0	0	X	0	Х	х	х	HighZ	Х
Deselect	None	X	X	1	1	0	х	х	High-Z	Х
Deselect	None	Х	0	х	1	0	х	×	High-Z	Х
Begin Read	External	ō	1	0	0	х	х	0	DQ	READ
Begin Read	External	0	1	0	1	0	х	0	DQ	READ
Continue Read	Next	×	X	х	1	1	0	1	High-Z	READ
Continue Read	Next	Х	х	х	1	1	0	0	DQ	READ
Continue Read	Next	1	х	х	х	1	0	1	High-Z	READ
Continue Read	Next	1	х	х	×	1	0	0	DQ	READ
Suspend Read	Current	Х	χ .	X	1	1	1	1	High–Z	READ
Suspend Read	Current	X	Х	X	1	1	1	0	DQ	READ
Suspend Read	Current	1	Х	X	Х	1	1	1	HighZ	READ
Suspend Read	Current	1	х	х	Х	1	1	0	DQ	READ
Begin Write	Current	Х	Х	Х	1	1	. 1	×	High-Z	WRITE
Begin Write	Current	1	X	x	Х	1	1	×	High-Z	WRITE
Begin Write	External	0	1	0	1	0	Х	×	High-Z	WRITE
Continue Write	Next	×	х	×	1	1	0	×	HighZ	WRITE
Continue Write	Next	1	X	X	Х	1	0	Х	High-Z	WRITE
Suspend Write	Current	х	х	х	1	1	1	×	High-Z	WRITE
Suspend Write	Current	1	Х	Х	Х	1	1	Х	HighZ	WRITE

NOTES:

- 1. X = Don't Care. 1 = logic high. 0 = logic low.
- 2. Write is defined as either 1) any SBx and SW low or 2) SGW is low.
- 3. \overline{G} is an asynchronous signal and is not sampled by the clock K. \overline{G} drives the bus immediately (t_{GLQX}) following \overline{G} going low.
- 4. On write cycles that follow read cycles, \(\overline{G} \) must be negated prior to the start of the write cycle to ensure proper write data setup times. \(\overline{G} \) must also remain negated at the completion of the write cycle to ensure proper write data hold times.

LINEAR BURST ADDRESS TABLE $(\overline{LBO} = V_{SS})$

1st Address (External)	2nd Address (Internal)	3rd Address (Internal)	4th Address (Internal)
X X00	X X01	. X X10	X X11
X X01	X X10	X X11	X X00
X X10	X X11	X X00	X X01
X X11	X X00	X X01	X X10

INTERLEAVED BURST ADDRESS TABLE $(\overline{LBO} = V_{DD})$

1st Address (External)	2nd Address (Internal)	3rd Address (Internal)	4th Address (Internal)
X X00	X X01	X X10	X X11
X X01	X X00	X X11	X X10
X X10	X X11	X X00	X X01
X X11	X X10	X X01	X X00

WRITE TRUTH TABLE

	Cycle Type	SGW	Ŝ₩	SBa	SBb
Read		Н	н	х	х
Read		Н	L	Н	н
Write Byte a		Н	L	L	Н
Write Byte b		Н	L	н	L
Write All Bytes		н	L	L	L
Write All Bytes		Ĺ	X	X	Х

1

ABSOLUTE MAXIMUM RATINGS (See Note 1)

Rating	Symbol	Value	Unit
Power Supply Voltage	VDD	- 0.5 to + 4.6	٧
Voltage Relative to VSS for Any Pin Except VDD	V _{in} , V _{out}	- 0.5 to V _{DD} + 0.5	٧
Output Current (per I/O)	lout	± 20	mA
Package Power Dissipation (See Note 2)	PD	1.6	w
Temperature Under Bias	Tbias	- 10 to 85	°C
Storage Temperature	Tstg	- 55 to 125	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

NOTES:

- Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.
- Power dissipation capability is dependent upon package characteristics and use environment. See Package Thermal Characteristics.

PACKAGE THERMAL CHARACTERISTICS

Rating	,	Symbol	Max	Unit	Notes
Thermal Resistance Junction to Ambient (@ 200 lfm)	Single Layer Board Four Layer Board	R ₀ JA	40 25	°C/W	2
Thermal Resistance Junction to Board (Bottom)		RejB	17	°C/W	3
Thermal Resistance Junction to Case (Top)	·	R _B JC	9	°C/W	4

NOTES:

- 1. Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, board population, and board thermal resistance.
- 2. Per SEMI G38-87.
- 3. Indicates the average thermal resistance between the die and the printed circuit board.
- 4. Indicates the average thermal resistance between the die and the case top surface via the cold plate method (MIL SPEC-883 Method

MOTOROLA FAST SRAM

4–85

DC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{DD} = 3.3 V + 10%, -5%, T_J = 20 to 110°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages Referenced to VSS = 0 V)

Parameter		Symbol	Min	Тур	Max	Unit
Supply Voltage		V _{DD}	3.135	3.3	3.6	٧
Operating Temperature		TJ	20	_	110	°C
Input Low Voltage	·	VIL	~ 0.5*		0.8	٧
Input High Voltage		V _{IH}	2.0		V _{DD} + 0.3	٧

^{*} $V_{IL} \ge -2 V$ for $t \le t_{KHKH}/2$.

DC CHARACTERISTICS AND SUPPLY CURRENTS

Parameter	Symbol	Min	Max	Unit	Notes	
Input Leakage Current (0 V ≤ V _{in} ≤ V _{DD}) (Excluding LBO)	ilkg(i)	_	±1	μА		
Output Leakage Current (0 V ≤ V _{In} ≤ V _{DD})	_	likg(O)	_	±1	μА	
AC Supply Current (Device Selected, All Outputs Open, All Inputs Toggling at $V_{in} \le V_{IL}$ or $\ge V_{IH}$, Cycle Time $\ge t_{KHKH}$ min)	MCM69F618A-8.5 (83 MHz) MCM69F618A-9 (83 MHz) MCM69F618A-10 (66 MHz) MCM69F618A-12 (60 MHz)	IDDA	_	225 225 215 210	mA	2, 3, 4
CMOS Standby Supply Current (Deselected ¹ , Clock (K) Cycle Time ≥ t _{KHKH} , All Inputs Toggling at CMOS Levels V _{in} ≤ V _{SS} + 0.2 V cr ≥ V _{DD} − 0.2 V)	MCM69F618A-8.5 (83 MHz) MCM69F618A-9 (83 MHz) MCM69F618A-10 (66 MHz) MCM69F618A-12 (60 MHz)	ISB1	+	110 110 100 95	mA	
Clock Running Supply Current (Deselected 1 , Clock (K) Cycle Time \geq t _{KHKH} , All Other Inputs Held to Static CMOS MHz) $V_{in} \leq V_{SS} + 0.2 \text{ V or } \geq V_{DD} - 0.2 \text{ V}$	MCM69F618A-8.5 (83 MHz) Levels MCM69F618A-9 (83 MCM69F618A-10 (66 MHz) MCM69F618A-12 (60 MHz)	ISB2	1	40 40 35 35	mA	
Output Low Voltage (I _{OL} = 8 mA)		VOL		0.4	V	
Output High Voltage (IOH = - 4 mA)		Voн	2.4		_ v	

NOTES:

- 1. Device in Deselected mode as defined by the Truth Table.
- 2. Reference AC Operating Conditions and Characteristics for input and timing $(V_{IH}/V_{IL}, t_f/t_f, \text{ pulse level 0 to } 3.0 \text{ V}, V_{IH} = 3.0 \text{ V})$.
- 3. All addresses transition simultaneously low (LSB) and then high (MSB).
- 4. Data states are all zero.

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance	C _{in}	_	4	6	pF
Input/Output Capacitance	C _{I/O}		7	9	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{DD} = 3.3 \text{ V} + 10\%, -5\%, T_{J} = 20 \text{ to } 110^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Timing Reference Level
Input Pulse Levels	Output Load See Figure 1 Unless Otherwise Noted
Input Rise/Fall Time	·

READ/WRITE CYCLE TIMING (See Notes 1, 2, and 3)

		69F 6 1	8A-8.5	69F61	18A9	69F61	8 A- -10	69F61	8A12		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Cycle Time	†KHKH	12		12	_	15		16.6	_	ns	
Clock High Pulse Width	^t KHKL	4		4	_	5		6	_	ns	
Clock Low Pulse Width	^t KLKH	4	l –	4	_	5	_	6		ns	
Clock Access Time	tKHQV	_	8.5		9	_	10		12	ns	4
Output Enable to Output Valid	[‡] GLQV		5		5	_	5		6	ns	4
Clock High to Output Active	tKHQX1	0		0	_	0	_	0		ns	4, 6
Clock High to Output Change	tKHQX2	3		3		3	_	3		ns	4, 6
Output Enable to Output Active	^t GLQX	0		0		0	-	0		ns	4, 6
Output Disable to Q High-Z	^t GHQZ	_	5		5		5		6	ns	5, 6
Clock High to Q High-Z	^t KHQZ	3	5	3	5	3	5	3	6	ns	5, 6
Setup Times: Address ADSP, ADSC, ADV Data In Write Chip Enable	tavkh tadkh tdvkh twvkh tevkh	2.5	_	2.5		2.5		2.5		ns	
Hold Times: Address ADSP, ADSC, ADV Data In Write Chip Enable	tkhax tkhadx tkhdx tkhwx tkhex	0.5	******	0.5		0.5		0.5		ns	

NOTES:

- 1. Write is defined as either any SBx and SW low or SGW is low. Chip Enable is defined as SET low, SE2 high and SE3 low whenever ADSP or ADSC is asserted.
- 2. All read and write cycle timings are referenced from K or G.
- 3. G is a don't care after write cycle begins. To prevent bus contention, G should be negated prior to start of write cycle.
- 4. Tested per AC Test Load (See Figure 1).
- 5. Measured at \pm 200 mV from steady state.
- 6. This parameter is sampled and not 100% tested.





Figure 1. AC Test Loads

MCM69F618A MOTOROLA FAST SRAM



Note: \overline{E} low = SE2 high and SE3 low. \overline{W} low = \overline{SGW} low and/or \overline{SW} and \overline{SBx} low.

APPLICATION INFORMATION

The MCM69F618A BurstRAM is a high speed synchronous SRAM that is intended for use primarily in secondary or level two (L2) cache memory applications. L2 caches are found in a variety of classes of computers – from the desktop personal computer to the high–end servers and transaction processing machines. For simplicity, the majority of L2 caches today are direct mapped and are single bank implementations. These caches tend to be designed for bus speeds in the range of 33 to 66 MHz. At these bus rates, flow–through (non–pipelined) BurstRAMs can be used since their access times meet the speed requirements for a minimum–latency, zero–wait state L2 cache interface. Latency is a measure (time) of "dead" time the memory system exhibits as a result of a memory request.

For those applications that demand bus operation at greater than 66 MHz or multi-bank L2 caches at 66 MHz, the pipelined (register/register) version of the 64K x 18 BurstRAM (MCM69P618) allows the designer to maintain zero-wait state operation. Multiple banks of BurstRAMs create additional bus loading and can cause the system to otherwise miss its timing requirements. The access time (clock-to-valid-data) of a pipelined BurstRAM is inherently faster than a non-pipelined device by a few nancseconds. This does not come without cost. The cost is latency – "dead" time.

For L2 cache designs that must minimize both latency and wait states, flow-through BurstRAMs are the best choice in achieving the highest performance in L2 cache design.

FUNCTIONAL EQUIVALENT

The following describes the configuration of the MCM69F618A as a functional equivalent to a 5 V BurstRAM. A migration from 5 V BurstRAMs to 3.3 V BurstRAMs (e.g. MCM69F618A) can be somewhat confusing due to functional and pinout differences. Because the 3.3 V devices offer more pins than the 5 V devices, it is no longer necessary to supply

multiple part numbers for the different burst, address pipeline support ("H" part), etc., options. The MCM69F618A can be configured to function as if it were one of the 5 V BurstRAMs. The following table lists control pins on the MCM69F618A that can be tied off to either 3.3 V or ground in order to satisfy the migration to this 3.3 V RAM.

CONTROL PIN TIE VALUES $(H \ge V_i H, L \le V_{iL})$

5 V Device Numbers	ADSP	ADSC	ĀDV	SE1	LBO
MCM67B618	T -	_		L	Н
MCM67H618		_		_	Н
MCM67M618		_		L	L

NOTE: If no tie value is given, then the pin should be used as intended on the 5 V device.

NON-BURST SYNCHRONOUS OPERATION

Although this BurstRAM has been designed for 68K-, PowerPC-, 486-, i960, and Pentium – based systems, these SRAMs can be used in other high speed L2 cache or memory applications that do not require the burst address feature. Most L2 caches designed with a synchronous interface can make use of the MCM69F618A. The burst counter feature of the BurstRAM can be disabled, and the SRAM can be configured to act upon a continuous stream of addresses. See Figure 2.

CONTROL PIN TIE VALUES $(H \ge V_{iH}, L \le V_{iL})$

Non-Burst	ADSP	ADSC	ADV	SE1	LBO
Sync Non-Burst Flow-Through SRAM	Н	L	Н	L	X

NOTE: Although X is specified in the table as a don't care, the pin must be tied either high or low.




Figure 2. Configured as Non-Burst Synchronous SRAM

MOTOROLA FAST SRAM

MCM69F618A

4–89

4

4-90

ORDERING INFORMATION (Order by Full Part Number)

<u>мсм 69F6</u>	518A XX XX	Ϋ́			
Motorola Memory Prefix		L Blank = Trays, R = Ta	pe and Reel		
Part Number			 Speed (8.5 = 8.5 ns, 9 = 9 ns, 10 = 10 ns, 12 = 12 ns Package (TQ = TQFP) 		
Full Part Numbers — MCM69F618ATQ8.5 MCM69F618ATQ8.5R	MCM69F618AT MCM69F618AT		MCM69F618ATQ12 MCM69F618ATQ12R		