


LV1145B LVDS Series

- Low Voltage Differential Signal Output with Enable/Disable
- 6 Pad Leadless Surface Mount Oscillator



10.00 MHz – 650.00 MHzConsult factory for higher frequencies

Standard Specifications

Overall Frequency Stability
Operating Temperature Range
Operable Supply Voltage (Vcc)
High Level Output Voltage
Low Level Output Voltage
Differential Output Voltage
Offset Voltage

Output Leakage Current
Supply Current (Icc) Enabled
Supply Current (Icc) Disabled

Symmetry (DC)
Rise and Fall Time (Tr & Tf)

RMS Jitter

LV1145B: ± 50 PPM, LV1144B: ± 25 PPM, LV1120B: ± 20 PPM over Operating Temp. Range

0 to +80°C is standard, can be extended to - 40 to +85°C

 $3.3 \text{ V} \pm 5\%$ standard, $5.0 \text{ V} \pm 10\%$ also available (2.5 V different package)

1.43 V typical and 1.60 V maximum with output enabled (100 ohm load) See Test circuit #6

0.90 V minimum and 1.10 V typical with output enabled (100 ohm load) See TC #6

247 V minimum, 330 V typical and 454 V maximum with output enabled (100 ohm load) See TC #6 1.125 V minimum, 1.25 V typical and 1.375 V maximum with output enabled (100 ohm load) See TC #6

10 uA maximum with output disabled

50 mA max < 200 MHz, 60 mA max < 500 MHz, 70 mA max 500 MHz and above 20 mA max < 200 MHz, 30 mA max < 500 MHz, 40 mA max 500 MHz and above 45/55% measured at 0° C <= Ta <= 70° C, 40/60% measured at Ta < 0° C and Ta > 70° C 1.0 nS max at 20% to 80% output swing (100 ohm load) See Test circuit #6 and Waveform #2

1.0 pS max at 12 kHz to 20 MHz from the output

Enable / Disable Pin:

The Enable / Disable pin has an internal pull up and if the pin is not connected the oscillator is enabled. Pletronics strongly recommends connecting the Enable / Disable pin to Vcc, if the oscillator is to be enabled at all times. In the disable condition, the output becomes a high impedance.

High Level Input Voltage 0.7 Vcc minimum at Enable / Disable Pin Low Level Input Voltage 0.3 Vcc maximum at Enable / Disable Pin 0.3 Vcc maximum at Enable / Disable P


High Level Input Current
-20 uA maximum at Enable / Disable Pin = 0.7 Vcc
Low Level Input Current
-20 uA maximum at Enable / Disable Pin = 0 V

Output Enable Time 200 nS maximum
Output Disable Time 200 nS maximum

Part Numbering Guide

Portions of the part number that appear after the frequency may not be marked on part (C of C provided)

Packaging Tube or 24mm tape 16mm pitch



Consult factory for available frequencies and specs. Not all options available for all frequencies. A special part number may be assigned. Frequency Stability is inclusive of frequency shifts due to calibration, temperature, supply voltage, shock, vibration and load

Jun 2004



LV1145B LVDS Series


Mechanical: inches (mm)


not to scale


Solder Pads


Due to part size and factory abilities, part marking may vary from lot to lot and may contain our part number or an internal code.

3.3 V and 5.0 V Package













2.5 V Package









See page 6 for Layout Guidelines

LV1145B

PIN SIGNAL

1 N.C.
2 E/D
3 GND
4 VoD+
5 VoD6 Vcc

LV3345B

PIN SIGNAL


1 E/D
2 E/D
3 GND
4 V0D+
5 V0D6 Vcc

LV3745B

PIN	SIGNAL
1	E/D
2	N.C.
3	GND
4	VoD+
5	VoD-
6	Vcc


Jun 2004

PECL and LVDS Layout Guidelines



For Optimum Jitter Performance, Pletronics recommends:

- A ground plane under the device with any other signals below the ground plane
- Minimize other RF signals near device
- No large transient signals (both current and voltage) should be routed under the device
- Do not layout near a large magnetic field such as a high frequency switching power supply
- Do not place near piezoelectric buzzers or mechancial fans




Mar 2004




PECL and LVDS Layout Guidelines Continued

PECL Terminations:

Suggested Terminations for 50 ohm impedance matched termination



Simple termination for NON impedance matched termination



LVDS Terminations:



Mixed System Power Supply:

PECL To use multiple supply voltages requires level translation. Direct circuit connection is not valid.

Mixed supply voltages are allowed. No translation is necessary. (ECL is returned to the most positive supply and this is common to all circuits)

LVDS Mixed supply voltages are allowed. LVDS signal levels are power supply independent. 3.3 V LVDS oscillators properly interface 2.5 V Logic Arrays for example.

Mar 2004