

3.3V CMOS 12-BIT TO 24-BIT REGISTERED BUS EXCHANGER WITH 3-STATE OUTPUTS AND BUS-HOLD

IDT74ALVCH16270

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical tsk(o) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 3.3V ± 0.3V, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- Vcc = 2.5V ± 0.2V
- CMOS power levels (0.4µ W typ. static)
- · Rail-to-Rail output swing for increased noise margin
- Available in SSOP and TSSOP packages

DRIVE FEATURES:

- High Output Drivers: ±24mA
- · Suitable for heavy loads

APPLICATIONS:

- 3.3V high speed systems
- 3.3V and lower voltage computing systems

DESCRIPTION:


This registered bus exchanger is built using advanced dual metal CMOS technology. The ALVCH16270 is used in applications in which data must be transferred from a narrow high-speed bus to a wide lower-frequency bus.

This device provides synchronous data exchange between the two ports. Data is stored in the internal registers on the low-to-high transition of the clock (CLK) input when the appropriate clock-enable (CLKEN) inputs are low. The select (SEL) line selects 1B or 2B data for the A outputs. For data transfer in the A-to-B direction, a two-stage pipeline is provided in the A-to-1B path, with a single storage register in the A-to-2B path. Proper control of the CLKENA input allows two sequential 12-bit words to be presented synchronously as a 24-bit word on the B-port. Data flow is controlled by the active-low output enables (OEA and OEB). The control terminals are registered to synchronize the bus-direction changes with CLK.

The ALVCH16270 has been designed with a ± 24 mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

The ALVCH16270 has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.


FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

PINCONFIGURATION



SSOP/ TSSOP TOP VIEW

A-TO-B STORAGE (\overline{OEB} = L AND \overline{OEA} = H)

	Input	Outp	outs		
CLKENA1	CLKENA2	CLK	Ах	1 Bx	2Bx
L	Н	↑	L	1B ₀ ⁽²⁾	2B ₀ ⁽²⁾
L	Н	\uparrow	Н	1B ₀ ⁽²⁾	2B ₀ ⁽²⁾
L	L	\uparrow	L	L ⁽³⁾	L
L	L	\uparrow	Н	H ⁽³⁾	Н
Н	L	\uparrow	L	1B ₀ ⁽⁴⁾	L
Н	L	\uparrow	Н	1B ₀ ⁽⁴⁾	Н
Н	Н	X or ↑	Х	1B ₀ ⁽²⁾	2B ₀ ⁽²⁾

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	-65 to +150	°C
Ιουτ	DC Output Current	-50 to +50	mA
Ік	Continuous Clamp Current, VI < 0 or VI > Vcc	±50	mA
Іок	Continuous Clamp Current, Vo < 0	-50	mA
lcc Iss	Continuous Current through each Vcc or GND	±100	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. Vcc terminals.
- 3. All terminals except Vcc.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
Cin	Input Capacitance	VIN = 0V	5	7	рF
Соит	Output Capacitance	VOUT = 0V	7	9	рF
Ci/o	I/O Port Capacitance	VIN = 0V	7	9	pF

NOTE:

1. As applicable to the device type.

FUNCTION TABLES⁽¹⁾

OUTPUTENABLE

Inputs			Outputs		
CLK	ŌĒĀ	OEB	Ax	1 Bx , 2 Bx	
↑	Н	Н	Z	Z	
↑	Н	L	Z	Active	
↑	L	Н	Active	Z	
↑	L	L	Active	Active	

B-TO-A STORAGE (\overline{OEA} = L AND \overline{OEB} = H)

	Outputs					
CLKENB1	CLKENB2	CLK	SEL	1 Bx	2Bx	Ах
Н	Х	Х	Н	Х	Х	A ₀ ⁽²⁾
Х	Н	Х	L	Х	Х	A ₀ ⁽²⁾
L	Х	↑	Н	L	Х	L
L	Х	↑	Н	Н	Х	Н
Х	L	↑	L	Х	L	L
Х	L	↑	L	Х	Н	Н

NOTES:

1. H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

Z = High Impedance

 \uparrow = LOW-to-HIGH transition

2. Output level before the indicated steady-state input conditions were established.

3. Two CLK edges are needed to propagate data.

4. Data present at the output of the first register.

PINDESCRIPTION

Pin Names	I/O	Description
Ax(1:12)	I/O	Bidirectional Data Port A. Usually connected to the CPU's Address/Data bus. ⁽¹⁾
1Bx(1:12)	I/O	Bidirectional Data Port 1B. Usually connected to the even path or even bank of memory. ⁽¹⁾
2Bx(1:12)	I/O	Bidirectional Data Port 2B. Usually connected to the odd path or odd bank of memory. ⁽¹⁾
CLK	Ι	Clock Input
CLKENA1	Ι	Clock Enable Input for the A-1B Register. If CLKENA1 is LOW during the rising edge of CLK, data will be clocked into register A-1B (Active LOW).
CLKENA2	Ι	Clock Enable Input for the A-2B Register. If CLKENA2 is LOW during the rising edge of CLK, data will be clocked into register A-2B (Active LOW).
CLKEN1B	Ι	Clock Enable Input for the 1B-A Register. If CLKEN1B is LOW during the rising edge of CLK, data will be clocked into register 1B-A (Active LOW).
CLKEN2B	Ι	Clock Enable Input for the 2B-A Register. If CLKEN2B is LOW during the rising edge of CLK, data will be clocked into register 2B-A (Active LOW).
SEL	Ι	1B or 2B Port Selection. When HIGH during the rising edge of CLK, SEL enables data transfer from 1B Port to A Port. When LOW during the rising
		edge of CLK, SEL enables data transfer from 2B Port to A Port.
ŌĒĀ	I	Synchronous Output Enable for A Port (Active LOW)
ŌĒB	I	Synchronous Output Enable for B Port (Active LOW)

NOTE:

1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: $TA = -40^{\circ}C$ to $+85^{\circ}C$

Symbol	Parameter	Test Co	onditions	Min.	Тур. ⁽¹⁾	Max.	Unit
Vih	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	-	_	V
		Vcc = 2.7V to 3.6V		2	-	_	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		_	_	0.7	V
		Vcc = 2.7V to 3.6V			-	0.8	
Іін	Input HIGH Current	Vcc = 3.6V	VI = VCC	_	—	±5	μA
lı.	Input LOW Current	Vcc = 3.6V	VI = GND		-	±5	μA
lozн	High Impedance Output Current	Vcc = 3.6V	Vo = Vcc	_	_	±10	μA
Iozl	(3-State Output pins)		Vo = GND	_	_	±10	
Vik	Clamp Diode Voltage	VCC = 2.3V, IIN = -18mA			-0.7	-1.2	V
νн	Input Hysteresis	Vcc = 3.3V		_	100	_	mV
ІССL ІССН ІССZ	Quiescent Power Supply Current	Vcc = 3.6V Vin = GND or Vcc		-	0.1	40	μA
ΔICC	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V, other	inputs at Vcc or GND	-	—	750	μA

NOTE:

1. Typical values are at Vcc = 3.3V, +25°C ambient.

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾	Test Conditions		Min.	Typ. ⁽²⁾	Max.	Unit
Івнн	Bus-Hold Input Sustain Current	Vcc = 3V	VI = 2V	- 75	_	_	μA
IBHL			VI = 0.8V	75	_	—	
Івнн	Bus-Hold Input Sustain Current	Vcc = 2.3V	VI = 1.7V	- 45	_	_	μA
IBHL			VI = 0.7V	45	—	—	
Івнно	Bus-Hold Input Overdrive Current	Vcc = 3.6V	VI = 0 to 3.6V	—	—	±500	μA
Ibhlo							

NOTES:

1. Pins with Bus-Hold are identified in the pin description.

2. Typical values are at Vcc = 3.3V, +25°C ambient.

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Con	uditions ⁽¹⁾	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = 2.3V to 3.6V	Iон = - 0.1mA	Vcc-0.2	_	V
		Vcc = 2.3V	Iон = – 6mA	2	_	
		Vcc = 2.3V	Iон = – 12mA	1.7	_	
		Vcc = 2.7V		2.2	_	
		VCC = 3V]	2.4	_	
		VCC = 3V	Iон = - 24mA	2	_	
Vol	Output LOW Voltage	Vcc = 2.3V to 3.6V	IoL = 0.1mA	—	0.2	V
		Vcc = 2.3V	Iol = 6mA	—	0.4	
			IOL = 12mA	_	0.7	
		Vcc = 2.7V	IOL = 12mA	_	0.4	
		Vcc = 3V	IOL = 24mA	_	0.55	

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = − 40°C to + 85°C.

OPERATING CHARACTERISTICS, TA = 25°C

			$Vcc = 2.5V \pm 0.2V$	$Vcc = 3.3V \pm 0.3V$	
Symbol	Parameter	Test Conditions	Typical	Typical	Unit
Cpd	Power Dissipation Capacitance Outputs enabled	CL = 0pF, f = 10Mhz	87	120	pF
Cpd	Power Dissipation Capacitance Outputs disabled		80.5	118	

SWITCHING CHARACTERISTICS⁽¹⁾

		Vcc = 2.	5V ± 0.2V	Vcc	= 2.7V	Vcc = 3.3	SV ± 0.3V	
Symbol	Parameter	Min.	Max.	Min.	Мах.	Min.	Max.	Unit
fMAX		150	_	150	_	150	_	MHz
t PLH	Propagation Delay	1.5	5.9	_	5.8	1.1	5.1	ns
t PHL	CLK to xBx							
t PLH	Propagation Delay	1.2	5.4	_	5.4	1	4.7	ns
t PHL	CLK to Ax							
t PLH	Propagation Delay	1.4	6.2	_	6.4	1	5.5	ns
t PHL	SEL to Ax							
t PZH	Output Enable Time	1.5	7	_	6.8	1	6	ns
tPZL	CLK to xBx							
tpzh	Output Enable Time	1.5	7	_	6.8	1	6	ns
tPZL	CLK to Ax							
tPHZ	Output Disable Time	1.9	7.2	_	6.5	1.1	5.8	ns
tPLZ	CLK to xBx							
t PHZ	Output Disable Time	1.9	7.2	_	6.5	1.1	5.8	ns
tPLZ	CLK to Ax							
tsu	Set-up Time, Ax data before $CLK\uparrow$	4.1	_	3.8	—	3.1	—	ns
tsu	Set-up Time, Bx data before CLK↑	0.9	—	1.2	_	0.9	—	ns
tsu	Set-up Time, CLKENA1 or CLKENA2 before CLK↑	3.5	-	3.2	—	2.7	—	ns
tsu	Set-up Time, CLKEN1B or CLKEN2B before CLK↑	3.4	_	3	—	2.6	—	ns
tsu	Set-up Time, OEB or OEA before CLK↑	4.4	-	3.9	—	3.2	—	ns
tΗ	Hold Time, Ax data after CLK [↑]	0	_	0	—	0.2	—	ns
ťΗ	Hold Time, Bx data after CLK [↑]	1.4	-	1	—	1.7	—	ns
ħ	Hold Time, CLKENA1 or CLKENA2 after CLK [↑]	0	—	0.1	—	0.3	—	ns
ťΗ	Hold Time, CLKEN1B or CLKEN2B after CLK1	0	—	0	—	0.6	—	ns
ħ	Hold Time, OEB or OEA after CLK↑	0	_	0	—	0.1	—	ns
tw	Pulse Width, CLK HIGH or LOW	3.3	—	3.3	—	3.3	_	ns
tsk(0)	Output Skew ⁽²⁾	_	_	_	_	—	500	ps

NOTES:

1. See TEST CIRCUITS AND WAVEFORMS. TA = -40° C to $+85^{\circ}$ C.


2. Skew between any two outputs of the same package and switching in the same direction.

IDT74ALVCH16270 3.3V CMOS 12-BITTO 24-BIT REGISTERED BUS EXCHANGER

INDUSTRIAL TEMPERATURE RANGE

TEST CIRCUITS AND WAVEFORMS TEST CONDITIONS

Symbol	$Vcc^{(1)} = 3.3V \pm 0.3V$	Vcc ⁽¹⁾ =2.7V	Vcc ⁽²⁾ =2.5V±0.2V	Unit					
VLOAD	6	6	2 x Vcc	V					
Vih	2.7	2.7	Vcc	V					
Vτ	1.5	1.5	Vcc / 2	V					
Vlz	300	300	150	mV					
Vhz	300	300	150	mV					
Cl	50	50	30	pF					



Test Circuit for All Outputs

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.


RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.

NOTES:

1. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2.5ns; tR \leq 2.5ns. 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tF \leq 2ns; tR \leq 2ns.

SWITCH POSITION


Test	Switch
Open Drain Disable Low Enable Low	Vload
Disable High Enable High	GND
All Other Tests	Open
Vih	




NOTES:

1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.

2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.




Propagation Delay




Enable and Disable Times

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.




Set-up, Hold, and Release Times



Pulse Width

NOTE:

ORDERING INFORMATION





CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com for Tech Support: logichelp@idt.com