## 60MHz Rail-to-Rail Input-Output Operational Amplifier

## Features

- 60MHz (-3dB) Bandwidth
- 4.5 V to 19 V Maximum Supply Voltage Range
- $100 \mathrm{~V} / \mu \mathrm{s}$ Slew Rate
- 3mA Supply Current (per Amplifier)
- $\pm 70 \mathrm{~mA}$ Continuous Output Current
- $\pm 300 \mathrm{~mA}$ Output Short Circuit Current
- Unity-gain Stable
- Beyond the Rails Input Capability
- Rail-to-rail Output Swing
- Built-in Thermal Protection
- $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Ambient Temperature Range
- Pb-Free (RoHS Compliant)


## Applications

- TFT-LCD Panels
- $V_{\text {COM }}$ Amplifiers
- Static Gamma Buffers
- Drivers for A/D Converters
- Data Acquisition
- Video Processing
- Audio Processing
- Active Filters
- Test Equipment
- Battery-powered Applications
- Portable Equipment


## Pin Configurations

EL5411T
( 16 LD 4X4 TQFN) TOP VIEW


EL5411T
(14 LD HTSSOP)
TOP VIEW


THERMAL PAD CONNECTS TO VS-

## Pin Descriptions

| $\begin{aligned} & \text { EL5411T } \\ & \text { (14 LD } \\ & \text { HTSSOP) } \end{aligned}$ | $\begin{gathered} \text { EL5411T } \\ \text { (16 LD } \\ \text { TQFN) } \end{gathered}$ | PIN NAME | FUNCTION | EQUIVALENT CIRCUIT |
| :---: | :---: | :---: | :---: | :---: |
| 1 | 15 | VOUTA | Amplifier A output | (Reference Circuit 1) |
| 2 | 1 | VINA- | Amplifier A inverting input | (Reference Circuit 2) |
| 3 | 2 | VINA+ | Amplifier A non-inverting input | (Reference Circuit 2) |
| 4 | 3 | VS+ | Positive power supply |  |
| 5 | 4 | VINB+ | Amplifier B non-inverting input | (Reference Circuit 2) |
| 6 | 5 | VINB- | Amplifier B inverting input | (Reference Circuit 2) |
| 7 | 6 | VOUTB | Amplifier B output | (Reference Circuit 1) |
| 8 | 7 | VOUTC | Amplifier C output | (Reference Circuit 1) |
| 9 | 8 | VINC- | Amplifier C inverting input | (Reference Circuit 2) |
| 10 | 9 | VINC+ | Amplifier C non-inverting input | (Reference Circuit 2) |
| 11 | 10 | VS- | Negative power supply (connects to GND for single supply operation) |  |
| 12 | 11 | VIND+ | Amplifier D non-inverting input | (Reference Circuit 2) |
| 13 | 12 | VIND- | Amplifier D inverting input | (Reference Circuit 2) |
| 14 | 14 | VOUTD | Amplifier D output | (Reference Circuit 1) |
|  | 13, 16 | NC | Not connected |  |
| pad | pad | Thermal Pad | Functions as a heat sink. Connects to most negative potential, VS- |  |



CIRCUIT 1


## Ordering Information

| PART NUMBER <br> (Notes 1, 2, 3) | PART MARKING | PACKAGE <br> (Pb-Free) | PKG. DWG. \# |
| :--- | :--- | :--- | :--- |
| EL5411TIREZ | 5411 TIRE Z | 14 Ld HTSSOP | M14.173A |
| EL5411TILZ | 5411 TIL Z | 16 Ld TQFN | L16.4x4F |

## NOTES:

1. Add "T7" or "T13" suffix for Tape and Reel. Please refer to TB347 for details on reel specifications.
2. These Intersil Pb -free plastic packaged products employ special Pb -free material sets, molding compounds/die attach materials, and $100 \%$ matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations). Intersil Pb -free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see device information page for EL5411T. For more information on MSL please see techbrief TB363.


## Thermal Information

| Thermal Resistance (Typical) | $\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ | $\theta_{\mathrm{JC}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$ |
| :---: | :---: | :---: |
| 14 Ld HTSSOP (Notes 4, 5) $\ldots$ | 38 | 8 |
| 16 Ld TQFN (Notes 4, 5) $\ldots .$. | 40 | 8.5 |

Storage Temperature. . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Ambient Operating Temperature . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ Maximum Junction Temperature . . . . . . . . . . . . . . . $+150^{\circ} \mathrm{C}$ Power Dissipation . . . . . . . . . . . See Figures 32 and 33 Pb-Free Reflow Profile . . . . . . . . . . . . . . . . . . see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.
NOTES:
4. $\theta_{\mathrm{JA}}$ is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379.
5. For $\theta_{\mathrm{JC}}$, the "case temp" location is the center of the exposed metal pad on the package underside.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_{J}=T_{C}=T_{A}$
Electrical Specifications $\mathrm{V}_{\mathrm{S}^{+}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{-}}=-5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ to $0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Unless Otherwise Specified.

| PARAMETER | DESCRIPTION | CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  | 3.5 | 17 | mV |
| TCV ${ }_{\text {OS }}$ | Average Offset Voltage Drift (Note 6) | 14 LD HTSSOP package |  | 26 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
|  |  | 16 LD TQFN package |  | 4 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$ |  | 2 | 60 | nA |
| $\mathrm{R}_{\text {IN }}$ | Input Impedance |  |  | 1 |  | $\mathrm{G} \Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 2 |  | pF |
| CMIR | Common-Mode Input Range |  | -5.5 |  | +5.5 | V |
| CMRR | Common-Mode Rejection Ratio | For $\mathrm{V}_{\text {IN }}$ from -5.5 V to 5.5 V | 50 | 73 |  | dB |
| AVOL | Open-Loop Gain | $-4.5 \mathrm{~V} \leq \mathrm{V}_{\text {OUTX }} \leq 4.5 \mathrm{~V}$ | 62 | 78 |  | dB |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output Swing Low | $\mathrm{I}_{\mathrm{L}}=-5 \mathrm{~mA}$ |  | -4.94 | -4.85 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Swing High | $\mathrm{I}_{\mathrm{L}}=+5 \mathrm{~mA}$ | 4.85 | 4.94 |  | V |
| $\mathrm{I}_{\text {SC }}$ | Short-Circuit Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$, Source: $\mathrm{V}_{\text {OUTx }}$ short to $\mathrm{V}_{\mathrm{S}^{-}}$, Sink: $\mathrm{V}_{\text {OUTX }}$ short to $\mathrm{V}_{\mathrm{S}}+$ |  | $\pm 300$ |  | mA |
| IOUT | Output Current |  |  | $\pm 70$ |  | mA |
| POWER SUPPLY PERFORMANCE |  |  |  |  |  |  |
| $\left(\mathrm{V}_{\mathrm{S}^{+}}\right)-\left(\mathrm{V}_{\mathrm{S}^{-}}\right)$ | Supply Voltage Range |  | 4.5 |  | 19 | V |
| IS | Supply Current | $\mathrm{V}_{\mathrm{CM}}=0 \mathrm{~V}$, No load |  | 11 | 15 | mA |
| PSRR | Power Supply Rejection Ratio | Supply is moved from $\pm 2.25 \mathrm{~V}$ to $\pm 9.5 \mathrm{~V}$ | 60 | 75 |  | dB |
| DYNAMIC PERFORMANCE |  |  |  |  |  |  |
| SR | Slew Rate (Note 7) | $-4.0 \mathrm{~V} \leq \mathrm{V}_{\text {OUTx }} \leq 4.0 \mathrm{~V}, 20 \%$ to $80 \%$ |  | 100 |  | V/ $/$ s |
| $\mathrm{t}_{S}$ | Settling to $+0.1 \%$ (Note 8) | $\begin{aligned} & \mathrm{A}_{\mathrm{V}}=+1, \mathrm{~V}_{\mathrm{OUTx}}=2 \mathrm{~V} \text { step, } \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\| 1 \mathrm{k} \Omega \text { (probe), } \mathrm{C}_{\mathrm{L}}=1.5 \mathrm{pF} \end{aligned}$ |  | 85 |  | ns |
| BW | -3dB Bandwidth | $\mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=1.5 \mathrm{pF}$ |  | 60 |  | MHz |
| GBWP | Gain-Bandwidth Product | $\begin{aligned} & \mathrm{A}_{\mathrm{V}}=-10, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{G}}=100 \Omega \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\| 1 \mathrm{k} \Omega \text { (probe), } \mathrm{C}_{\mathrm{L}}=1.5 \mathrm{pF} \end{aligned}$ |  | 32 |  | MHz |

## EL5411T

Electrical Specifications $\mathrm{V}_{\mathrm{S}^{+}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{-}}=-5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ to $0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Unless Otherwise Specified.

| PARAMETER | DESCRIPTION | CONDITIONS | MIN | TYP | MAX | UNIT |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| PM | Phase Margin | $A_{V}=-10, R_{F}=1 \mathrm{k} \Omega, \mathrm{R}_{G}=100 \Omega$ <br> $R_{L}=1 \mathrm{k} \Omega \\| 1 \mathrm{k} \Omega(p r o b e), C_{L}=1.5 \mathrm{pF}$ |  | 50 |  | $\circ$ |
| CS | Channel Separation | $\mathrm{f}=5 \mathrm{MHz}$ |  | 90 |  | dB |

Electrical Specifications $\mathrm{V}_{\mathrm{S}^{+}}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{-}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ to $2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Unless Otherwise Specified.

| PARAMETER | DESCRIPTION | CONDITION | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |
| V ${ }_{\text {OS }}$ | Input Offset Voltage | $\mathrm{V}_{\mathrm{CM}}=2.5 \mathrm{~V}$ |  | 3.5 | 17 | mV |
| TCV ${ }_{\text {OS }}$ | Average Offset Voltage Drift (Note 6) | 14 LD HTSSOP package |  | 23 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
|  |  | 16 LD TQFN package |  | 3 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current | $\mathrm{V}_{\mathrm{CM}}=2.5 \mathrm{~V}$ |  | 2 | 60 | nA |
| $\mathrm{R}_{\text {IN }}$ | Input Impedance |  |  | 1 |  | $\mathrm{G} \Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 2 |  | pF |
| CMIR | Common-Mode Input Range |  | -0.5 |  | +5.5 | V |
| CMRR | Common-Mode Rejection Ratio | For $\mathrm{V}_{\text {IN }}$ from -0.5 V to 5.5 V | 45 | 68 |  | dB |
| Avol | Open-Loop Gain | $0.5 \mathrm{~V} \leq \mathrm{V}_{\text {OUTx }} \leq 4.5 \mathrm{~V}$ | 62 | 82 |  | dB |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output Swing Low | $\mathrm{I}_{\mathrm{L}}=-4.2 \mathrm{~mA}$ |  | 60 | 150 | mV |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Swing High | $\mathrm{I}_{\mathrm{L}}=+4.2 \mathrm{~mA}$ | 4.85 | 4.94 |  | V |
| ISC | Short-circuit Current | $\mathrm{V}_{\mathrm{CM}}=2.5 \mathrm{~V}$, Source: $\mathrm{V}_{\text {OUTx }}$ short to $\mathrm{V}_{\mathrm{S}^{-}}$, <br> Sink: $\mathrm{V}_{\text {OUTx }}$ short to $\mathrm{V}_{\mathrm{S}}+$ |  | $\pm 110$ |  | mA |
| IOUT | Output Current |  |  | $\pm 70$ |  | mA |
| POWER SUPPLY PERFORMANCE |  |  |  |  |  |  |
| $\left(\mathrm{V}_{\mathrm{S}^{+}}\right)-\left(\mathrm{V}_{\mathrm{S}^{-}}\right)$ | Supply Voltage Range |  | 4.5 |  | 19 | V |
| IS | Supply Current | $\mathrm{V}_{\mathrm{CM}}=2.5 \mathrm{~V}$, No load |  | 12 | 15 | mA |
| PSRR | Power Supply Rejection Ratio | Supply is moved from 4.5 V to 19 V | 60 | 75 |  | dB |
| DYNAMIC PERFORMANCE |  |  |  |  |  |  |
| SR | Slew Rate (Note 7) | $1 \mathrm{~V} \leq \mathrm{V}_{\text {OUTx }} \leq 4 \mathrm{~V}, 20 \%$ to $80 \%$ |  | 75 |  | V/ $/$ s |
| $\mathrm{t}_{\mathrm{S}}$ | Settling to $+0.1 \%$ (Note 8) | $\begin{aligned} & \mathrm{A}_{\mathrm{V}}=+1, \mathrm{~V}_{\mathrm{OUTx}}=2 \mathrm{~V} \text { step, } \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\| 1 \mathrm{k} \Omega \text { (probe), } \mathrm{C}_{\mathrm{L}}=1.5 \mathrm{pF} \end{aligned}$ |  | 90 |  | ns |
| BW | -3dB Bandwidth | $\mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=1.5 \mathrm{pF}$ |  | 60 |  | MHz |
| GBWP | Gain-Bandwidth Product | $\begin{aligned} & \mathrm{A}_{\mathrm{V}}=-10, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{G}}=100 \Omega \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\| 1 \mathrm{k} \Omega \text { (probe), } \mathrm{C}_{\mathrm{L}}=1.5 \mathrm{pF} \end{aligned}$ |  | 32 |  | MHz |
| PM | Phase Margin | $\begin{aligned} & \mathrm{A}_{\mathrm{V}}=-10, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{G}}=100 \Omega \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\| 1 \mathrm{k} \Omega \text { (probe), } \mathrm{C}_{\mathrm{L}}=1.5 \mathrm{pF} \end{aligned}$ |  | 50 |  | - |
| CS | Channel Separation | $\mathrm{f}=5 \mathrm{MHz}$ |  | 90 |  | dB |

## EL5411T

Electrical Specifications $\mathrm{V}_{\mathrm{S}^{+}}=+18 \mathrm{~V}, \mathrm{~V}_{\mathrm{S}^{-}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega$ to $9 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, Unless Otherwise Specified.

| PARAMETER | DESCRIPTION | CONDITION | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OS }}$ | Input Offset Voltage | $\mathrm{V}_{\mathrm{CM}}=9 \mathrm{~V}$ |  | 3.5 | 17 | mV |
| TCV ${ }_{\text {OS }}$ | Average Offset Voltage Drift (Note 6) | 14 LD HTSSOP package |  | 21 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
|  |  | 16 LD TQFN package |  | 5 |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current | $\mathrm{V}_{\mathrm{CM}}=9 \mathrm{~V}$ |  | 2 | 60 | nA |
| R IN | Input Impedance |  |  | 1 |  | $\mathrm{G} \Omega$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  |  | 2 |  | pF |
| CMIR | Common-Mode Input Range |  | -0.5 |  | +18.5 | V |
| CMRR | Common-Mode Rejection Ratio | For $\mathrm{V}_{\text {IN }}$ from -0.5 V to 18.5 V | 53 | 75 |  | dB |
| AVOL | Open-Loop Gain | $0.5 \mathrm{~V} \leq \mathrm{V}_{\text {OUTx }} \leq 17.5 \mathrm{~V}$ | 62 | 104 |  | dB |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |  |
| $\mathrm{V}_{\text {OL }}$ | Output Swing Low | $\mathrm{I}_{\mathrm{L}}=-6 \mathrm{~mA}$ |  | 80 | 150 | mV |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Swing High | $\mathrm{I}_{\mathrm{L}}=+6 \mathrm{~mA}$ | 17.85 | 17.92 |  | V |
| ISC | Short-circuit Current | $\mathrm{V}_{\mathrm{CM}}=9 \mathrm{~V}$, Source: $\mathrm{V}_{\text {OUTx }}$ short to $\mathrm{V}_{\mathrm{S}^{-}}$, <br> Sink: $\mathrm{V}_{\text {OUTx }}$ short to $\mathrm{V}_{\mathrm{S}^{+}}$ |  | $\pm 300$ |  | mA |
| IOUT | Output Current |  |  | $\pm 70$ |  | mA |
| POWER SUPPLY PERFORMANCE |  |  |  |  |  |  |
| $\left(\mathrm{V}_{\mathrm{S}^{+}}\right)-\left(\mathrm{V}_{\mathrm{S}^{-}}\right)$ | Supply Voltage Range |  | 4.5 |  | 19 | V |
| IS | Supply Current | $\mathrm{V}_{\mathrm{CM}}=9 \mathrm{~V}$, No load |  | 12.3 | 15 | mA |
| PSRR | Power Supply Rejection Ratio | Supply is moved from 4.5 V to 19 V | 60 | 75 |  | dB |
| DYNAMIC PERFORMANCE |  |  |  |  |  |  |
| SR | Slew Rate (Note 7) | $1 \mathrm{~V} \leq \mathrm{V}_{\text {OUTx }} \leq 17 \mathrm{~V}, 20 \%$ to $80 \%$ |  | 100 |  | $\mathrm{V} / \mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{S}}$ | Settling to $+0.1 \%$ (Note 8) | $\begin{aligned} & \mathrm{A}_{\mathrm{V}}=+1, \mathrm{~V}_{\mathrm{OUTX}}=2 \mathrm{~V} \text { step, } \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\| 1 \mathrm{k} \Omega \text { (probe), } \mathrm{C}_{\mathrm{L}}=1.5 \mathrm{pF} \end{aligned}$ |  | 100 |  | ns |
| BW | -3dB Bandwidth | $\mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=1.5 \mathrm{pF}$ |  | 60 |  | MHz |
| GBWP | Gain-Bandwidth Product | $\begin{aligned} & \mathrm{A}_{\mathrm{V}}=-10, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{G}}=100 \Omega \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\| 1 \mathrm{k} \Omega \text { (probe) }, \mathrm{C}_{\mathrm{L}}=1.5 \mathrm{pF} \end{aligned}$ |  | 32 |  | MHz |
| PM | Phase Margin | $\begin{aligned} & \mathrm{A}_{\mathrm{V}}=-10, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{G}}=100 \Omega \\ & \mathrm{R}_{\mathrm{L}}=1 \mathrm{k} \Omega \\| 1 \mathrm{k} \Omega \text { (probe), } \mathrm{C}_{\mathrm{L}}=1.5 \mathrm{pF} \end{aligned}$ |  | 50 |  | - |
| CS | Channel Separation | $\mathrm{f}=5 \mathrm{MHz}$ |  | 90 |  | dB |

NOTES:
6. Measured over $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ambient operating temperature range. See the typical $\mathrm{TCV}_{\mathrm{OS}}$ production distribution shown in the "Typical Performance Curves" on page 6.
7. Typical slew rate is an average of the slew rates measured on the rising ( $20 \%$ to $80 \%$ ) and the falling ( $80 \%$ to $20 \%$ ) edges of the output signal.
8. Settling time measured as the time from when the output level crosses the final value on rising/falling edge to when the output level settles within a $\pm 0.1 \%$ error band. The range of the error band is determined by: Final Value $(\mathrm{V}) \pm[F u l l ~ S c a l e(V) * 0.1 \%]$.

## Typical Performance Curves



FIGURE 1. INPUT OFFSET VOLTAGE DISTRIBUTION


FIGURE 3. INPUT OFFSET VOLTAGE DRIFT (TQFN)


FIGURE 5. INPUT BIAS CURRENT vs TEMPERATURE


FIGURE 2. INPUT OFFSET VOLTAGE DRIFT (HTSSOP)


FIGURE 4. INPUT OFFSET VOLTAGE vs TEMPERATURE


FIGURE 6. OUTPUT HIGH VOLTAGE vs TEMPERATURE

## Typical Performance Curves (Continued)



FIGURE 7. OUTPUT LOW VOLTAGE vs TEMPERATURE


FIGURE 9. SLEW RATE vs TEMPERATURE


FIGURE 11. SUPPLY CURRENT PER AMPLIFIER vs SUPPLY VOLTAGE


FIGURE 8. OPEN-LOOP GAIN vs TEMPERATURE


FIGURE 10. SUPPLY CURRENT PER AMPLIFIER vs TEMPERATURE


FIGURE 12. SLEW RATE vs SUPPLY VOLTAGE

## Typical Performance Curves (Continued)



FIGURE 13. OPEN LOOP GAIN vs SUPPLY VOLTAGE


FIGURE 15. OPEN LOOP GAIN AND PHASE vs FREQUENCY

FIGURE 17. FREQUENCY RESPONSE FOR VARIOUS $C_{L}$


FIGURE 14. OPEN LOOP GAIN AND PHASE vs FREQUENCY


FIGURE 16. FREQUENCY RESPONSE FOR VARIOUS $R_{L}$


FIGURE 18. CLOSED LOOP OUTPUT IMPEDANCE vs FREQUENCY

## Typical Performance Curves (Continued)



FIGURE 19. MAXIMUM OUTPUT SWING vs FREQUENCY


FIGURE 21. CMRR vs FREQUENCY


FIGURE 23. INPUT VOLTAGE NOISE SPECTRAL DENSITY vs FREQUENCY


FIGURE 20. HARMONIC DISTORTION vs VOP-P


FIGURE 22. PSRR vs FREQUENCY


FIGURE 24. CHANNEL SEPARATION vs FREQUENCY

## Typical Performance Curves (Continued)



FIGURE 25. SMALL-SIGNAL OVERSHOOT vs LOAD CAPACITANCE


FIGURE 26. STEP SIZE vs SETTLING TIME


FIGURE 28. SMALL SIGNAL TRANSIENT RESPONSE

FIGURE 27. LARGE SIGNAL TRANSIENT RESPONSE


EL5411T
(14 LD HTSSOP shown)


FIGURE 29. BASIC TEST CIRCUIT

## Applications Information

## Product Description

The EL5411T is a high voltage rail-to-rail input-output amplifier with low power consumption. The EL5411T contains four amplifiers. Each amplifier exhibits beyond the rail input capability, rail-to-rail output capability and is unity gain stable.

The EL5411T features a high slew rate of $100 \mathrm{~V} / \mu \mathrm{s}$, and fast settling time. Also, the device provides common mode input capability beyond the supply rails, rail-to-rail output capability, and a bandwidth of $60 \mathrm{MHz}(-3 \mathrm{~dB})$. This enables the amplifiers to offer maximum dynamic range at any supply voltage.

## Operating Voltage, Input and Output Capability

The EL5411T can operate on a single supply or dual supply configuration. The EL5411T operating voltage ranges from a minimum of 4.5 V to a maximum of 19 V . This range allows for a standard 5 V (or $\pm 2.5 \mathrm{~V}$ ) supply voltage to dip to $-10 \%$, or a standard 18 V (or $\pm 9 \mathrm{~V}$ ) to rise by $+5.5 \%$ without affecting performance or reliability.
The input common-mode voltage range of the EL5411T extends 500 mV beyond the supply rails. Also, the EL5411T is immune to phase reversal. However, if the common mode input voltage exceeds the supply voltage by more than 0.5 V , electrostatic protection diodes in the input stage of the device begin to conduct. Even though phase reversal will not occur, to maintain optimal reliability it is suggested to avoid input overvoltage conditions. Figure 30 shows the input voltage driven 500 mV beyond the supply rails and the device output swinging between the supply rails.
The EL5411T output typically swings to within 50 mV of positive and negative supply rails with load currents of $\pm 5 \mathrm{~mA}$. Decreasing load currents will extend the output voltage range even closer to the supply rails. Figure 31 shows the input and output waveforms for the device in a unity-gain configuration. Operation is from $\pm 5 \mathrm{~V}$ supply with a $1 \mathrm{k} \Omega$ load connected to GND. The input is a $10 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}$ sinusoid and the output voltage is approximately $9.9 \mathrm{~V}_{\mathrm{P}-\mathrm{P} \text {. }}$
Refer to the "Electrical Specifications" Table beginning on page 3 for specific device parameters. Parameter variations with operating voltage, loading and/or temperature are shown in the "Typical Performance Curves" on page 6.


FIGURE 30. OPERATION WITH BEYOND-THE-RAILS INPUT


FIGURE 31. OPERATION WITH RAIL-TO-RAIL INPUT AND OUTPUT

## Output Current

The EL5411T is capable of output short circuit currents of 300 mA (source and sink), and the device has built-in protection circuitry which limits the short circuit current to $\pm 300 \mathrm{~mA}$ (typical).

To maintain maximum reliability, the continuous output current should never exceed $\pm 70 \mathrm{~mA}$. This $\pm 70 \mathrm{~mA}$ limit is determined by the characteristics of the internal metal interconnects. Also, see "Power Dissipation" on page 12 for detailed information on ensuring proper device operation and reliability for temperature and load conditions.

## Unused Amplifiers

It is recommended that any unused amplifiers be configured as a unity gain follower. The inverting input should be directly connected to the output and the non-inverting input tied to the ground.

## Driving Capacitive Loads

As load capacitance increases, the -3 dB bandwidth will decrease and peaking can occur. Depending on the application, it may be necessary to reduce peaking and to improve device stability. To improve device stability a snubber circuit or a series resistor may be added to the output of the EL5411T.

A snubber is a shunt load consisting of a resistor in series with a capacitor. An optimized snubber can improve the phase margin and the stability of the EL5411T. The advantage of a snubber circuit is that it does not draw any DC load current or reduce the gain.

Another method to reduce peaking is to add a series output resistor (typically between $1 \Omega$ to $10 \Omega$ ). Depending on the capacitive loading, a small value resistor may be the most appropriate choice to minimize any reduction in gain.

## Power Dissipation

With the high-output drive capability of the EL5411T amplifiers, it is possible to exceed the $+150^{\circ} \mathrm{C}$ absolute maximum junction temperature under certain load current conditions. It is important to calculate the maximum power dissipation of the EL5411T in the application. Proper load conditions will ensure that the EL5411T junction temperature stays within a safe operating region.
The maximum power dissipation allowed in a package is determined according to Equation 1:
$P_{\text {DMAX }}=\frac{T_{\text {JMAX }}-T_{\text {AMAX }}}{\theta_{\text {JA }}}$
where:

- TJmax $=$ Maximum junction temperature
- TAMAX $=$ Maximum ambient temperature
- $\Theta_{\mathrm{JA}}=$ Thermal resistance of the package
- $P_{\text {DMAX }}=$ Maximum power dissipation allowed

The total power dissipation produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power dissipation in the IC due to the loads, or:

$$
\begin{equation*}
P_{\text {DMAX }}=\Sigma i\left[V_{S} \times I_{S M A X}+\left(V_{S}+-V_{\text {OUT }} \mathrm{i}\right) \times I_{\text {LOAD }}{ }^{\mathrm{i}]}\right. \tag{EQ.2}
\end{equation*}
$$

when sourcing, and:

$$
\begin{equation*}
\mathrm{P}_{\text {DMAX }}=\Sigma \mathrm{i}\left[\mathrm{~V}_{\mathrm{S}} \times \mathrm{I}_{\text {SMAX }}+\left(\mathrm{V}_{\text {OUT }^{\mathrm{i}}}-\mathrm{V}_{\mathrm{S}^{-}}\right) \times \mathrm{I}_{\text {LOAD }} \mathrm{i}\right] \tag{EQ.3}
\end{equation*}
$$

when sinking,
where:

## - $\mathrm{i}=1$ to 4

(1, 2, 3, 4 corresponds to Channel A, B, C, D respectively)

- $\mathrm{V}_{\mathrm{S}}=$ Total supply voltage $\left(\mathrm{V}_{\mathrm{S}^{+}}-\mathrm{V}_{\mathrm{S}^{-}}\right)$
- $\mathrm{V}_{\mathrm{S}^{+}}=$Positive supply voltage
- $\mathrm{V}_{\mathrm{S}^{-}}=$Negative supply voltage
- ISMAX $=$ Maximum supply current per amplifier

$$
(\text { ISMAX }=\text { EL5411T quiescent current } \div 4)
$$

- $\mathrm{V}_{\text {OUT }}=$ Output voltage
- $\mathrm{I}_{\text {LOAD }}=$ Load current

Device overheating can be avoided by calculating the minimum resistive load condition, $\mathrm{R}_{\text {LOAD, }}$, resulting in the highest power dissipation. To find $R_{\text {LOAD }}$ set the two PDMAX equations equal to each other and solve for $\mathrm{V}_{\text {OUT }} / \mathrm{I}_{\text {LOAD }}$. Reference the package power dissipation curves, Figures 32 and 33, for further information.


FIGURE 32. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

JEDEC JESD51-7 HIGH EFFECTIVE THERMAL
CONDUCTIVITY (4-LAYER) TEST BOARD - EXPOSED
DIE PAD SOLDERED TO PCB PER JESD51-5


FIGURE 33. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

## Thermal Shutdown

The EL5411T has a built-in thermal protection which ensures safe operation and prevents internal damage to the device due to overheating. When the die temperature reaches $+165^{\circ} \mathrm{C}$ (typical) the device automatically shuts OFF the outputs by putting them in a high impedance state. When the die cools by $+15^{\circ} \mathrm{C}$ (typical) the device automatically turns ON the outputs by putting them in a low impedance (normal) operating state.

## Power Supply Bypassing and Printed Circuit Board Layout

The EL5411T can provide gain at high frequency, so good printed circuit board layout is necessary for optimum performance. Ground plane construction is highly recommended, trace lengths should be as short as possible and the power supply pins must be well bypassed to reduce any risk of oscillation.

For normal single supply operation (the $\mathrm{V}_{\mathrm{S}^{-}}$pin is connected to ground) a $4.7 \mu \mathrm{~F}$ capacitor should be placed from $\mathrm{V}_{\mathrm{S}}+$ to ground, then a parallel $0.1 \mu \mathrm{~F}$ capacitor should be connected as close to the amplifier as possible. One $4.7 \mu \mathrm{~F}$ capacitor may be used for multiple devices. For dual supply operation the same capacitor combination should be placed at each supply pin to ground.
It is highly recommended that EL5411T exposed thermal pad packages should always have the pad connected to the lowest potential, $\mathrm{V}_{\mathrm{S}^{-}}$, to optimize thermal and operating performance. PCB vias should be placed below the device's exposed thermal pad to transfer heat to the $\mathrm{V}_{\mathrm{S}^{-}}$plane and away from the device.

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

| DATE | REVISION | CHANGE |
| :---: | :---: | :---: |
| 8/3/10 | FN6837.2 | Converted to New Intersil Data Sheet Template. <br> Changed Theta JC for 16 Ld TQFN in "Thermal Information" on page 3 from " 9 " to "8.5" <br> Corrected Theta JA Note 4 from " $\theta_{\mathrm{JA}}$ is measured in free air with the component mounted on a high effective thermal conductivity test board." to " $\theta_{\mathrm{JA}}$ is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features." <br> Numbered notes in "Ordering Information" on page 2 and added MSL Note 3. Moved "Ordering Information" from page 1 to page 2 and "Pin Configurations" from page 2 to page 1 . Moved "Pin Descriptions" from page 11 to page 2. <br> Added "Products" on page 14. <br> Updated "Package Outline Drawing" on page 15 (M14.173A). Added land pad for exposed die attach pad. |
| 10/8/09 | FN6837.1 | Updated Ordering Information by removing "contact factory for availability". add "vs FREQUENCY" to the plot titles in Fig 14,15,18,21,22,23,24: <br> Fig 21: changed $y$-axis label to read "CMRR (dB)" <br> Fig 22: changed $y$-axis label to read "PSRR (dB)" <br> Fig 26: changed label to read "STEP SIZE vs SETTLING TIME" <br> Changed 1st sentence in pages 1 and 12 from "The EL5411T is a low power, high voltage rail-to-rail input-output amplifier" to "The EL5411T is a high voltage rail-to-rail input-output amplifier with low power consumption". <br> Updated package outline drawing M14.173A to add land pattern and move dimensions from table onto drawing |
| 8/21/09 | FN6837.0 | Initial Release. |

## Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to www.intersil.com/products for a complete list of Intersil product families.
*For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: EL5411T

To report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff
FITs are available from our website at
http://rel.intersil.com/reports/search.php

For additional products, see www.intersil.com/product tree
Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com

## Package Outline Drawing

## L16.4x4F

16 LEAD THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 0, 04/09


## Package Outline Drawing

M14.173A
14 LEAD HEAT-SINK THIN SHRINK SMALL OUTLINE PACKAGE (HTSSOP) Rev 2, 10/09


TYPICAL RECOMMENDED LAND PATTERN


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

