

dsPIC30F Data Sheet Motor Control and Power Conversion Family

High Performance Digital Signal Controllers

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
 knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
 Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, MPLAB, PIC, PICmicro, PICSTART, PRO MATE and PowerSmart are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AmpLab, FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL, SmartShunt and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Application Maestro, dsPICDEM, dsPICDEM.net, dsPICworks, ECAN, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICkit, PICDEM, PICDEM.net, PICtail, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPIC, Select Mode, SmartSensor, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2003, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona and Mountain View, California in October 2003. The Company's quality system processes and procedures are for its PICmicro® 8-bit MCUs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



dsPIC30F Enhanced Flash 16-bit Digital Signal Controllers Motor Control and Power Conversion Family

High Performance Modified RISC CPU:

- · Modified Harvard architecture
- · C compiler optimized instruction set architecture
- · 84 base instructions
- · 24-bit wide instructions, 16-bit wide data path
- Linear program memory addressing up to 4M Instruction Words
- · Linear data memory addressing up to 64 Kbytes
- · Up to 144 Kbytes on-chip Flash program space
- · Up to 48K Instruction Words
- · Up to 8 Kbytes of on-chip data RAM
- · Up to 4 Kbytes of non-volatile data EEPROM
- 16 x 16-bit working register array
- · Three Address Generation Units that enable:
 - Dual data fetch
 - Accumulator write back for DSP operations
- · Flexible Addressing modes supporting:
 - Indirect, Modulo and Bit-Reversed modes
- Two, 40-bit wide accumulators with optional saturation logic
- 17-bit x 17-bit single cycle hardware fractional/ integer multiplier
- Single cycle Multiply-Accumulate (MAC) operation
- · 40-stage Barrel Shifter
- · Up to 30 MIPs operation:
 - DC to 40 MHz external clock input
 - 4 MHz-10 MHz oscillator input with PLL active (4x, 8x, 16x)
- Up to 42 interrupt sources
 - 8 user selectable priority levels
- · Vector table with up to 62 vectors
 - 54 interrupt vectors
 - 8 processor exceptions and software traps

Peripheral Features:

- · High current sink/source I/O pins: 25 mA/25 mA
- · Up to 5 external interrupt sources
- Timer module with programmable prescaler:
 - Up to five 16-bit timers/counters; optionally pair up 16-bit timers into 32-bit timer modules
- · 16-bit Capture input functions

Peripheral Features (Continued):

- 16-bit Compare/PWM output functions
 - Dual Compare mode available
- 3-wire SPITM modules (supports 4 Frame modes)
- I²C[™] module supports Multi-Master/Slave mode and 7-bit/10-bit addressing
- · Addressable UART modules supporting:
 - Interrupt on address bit
 - Wake-up on Start bit
 - 4 characters deep TX and RX FIFO buffers
- · CAN bus modules

Motor Control PWM Module Features:

- · Up to 8 PWM output channels
 - Complementary or Independent Output modes
 - Edge and Center Aligned modes
- · 4 duty cycle generators
- · Dedicated time base with 4 modes
- · Programmable output polarity
- · Dead-time control for Complementary mode
- · Manual output control
- Trigger for A/D conversions

Quadrature Encoder Interface Module Features:

- Phase A, Phase B and Index Pulse input
- 16-bit up/down position counter
- · Count direction status
- · Position Measurement (x2 and x4) mode
- · Programmable digital noise filters on inputs
- · Alternate 16-bit Timer/Counter mode
- Interrupt on position counter rollover/underflow

Input Capture Module Features:

- · Captures 16-bit timer value
 - Capture every 1st, 4th or 16th rising edge
 - Capture every falling edge
 - Capture every rising and falling edge
- · Resolution of 33 ns at 30 MIPs
- · Timer2 or Timer3 time base selection
- · Input Capture during Idle
- · Interrupt on input capture event

Analog Features:

- 10-bit Analog-to-Digital Converter (A/D) with:
 - 500 Ksps (for 10-bit A/D) conversion rate
 - Up to 16 input channels
 - Conversion available during Sleep and Idle
- Programmable Low Voltage Detection (PLVD)
- Programmable Brown-out Detection and Reset generation

Special Microcontroller Features:

- Enhanced Flash program memory:
 - 10,000 erase/write cycle (min.) for industrial temperature range, 100K (typical)
- · Data EEPROM memory:
 - 100,000 erase/write cycle (min.) for industrial temperature range, 1M (typical)
- · Self-reprogrammable under software control
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Flexible Watchdog Timer (WDT) with on-chip low power RC oscillator for reliable operation
- · Fail-Safe clock monitor operation
- Detects clock failure and switches to on-chip low power RC oscillator
- · Programmable code protection
- In-Circuit Serial Programming[™] (ICSP[™]) via 3 pins and power/ground
- · Selectable Power Management modes
 - Sleep, Idle and Alternate Clock modes


CMOS Technology:

- · Low power, high speed Flash technology
- Wide operating voltage range (2.5V to 5.5V)
- · Industrial and Extended temperature ranges
- · Low power consumption


dsPIC30F Motor Control and Power Conversion Family

Device	Pins	Program Mem. Bytes/ Instructions	SRAM Bytes	EEPROM Bytes	Timer 16-bit	Input Cap	Output Comp/Std PWM	Motor Control PWM	A/D 10-bit 500 Ksps	Quad Enc	UART	SPITM	I ² C TM	CAN
dsPIC30F2010	28	12K/4K	512	1024	3	4	2	6 ch	6 ch	Yes	1	1	1	-
dsPIC30F3010	28	24K/8K	1024	1024	5	4	2	6 ch	6 ch	Yes	1	1	1	-
dsPIC30F4012	28	48K/16K	2048	1024	5	4	2	6 ch	6 ch	Yes	1	1	1	1
dsPIC30F3011	40/44	24K/8K	1024	1024	5	4	4	6 ch	9 ch	Yes	2	1	1	-
dsPIC30F4011	40/44	48K/16K	2048	1024	5	4	4	6 ch	9 ch	Yes	2	1	1	1
dsPIC30F5015	64	66K/22K	2048	1024	5	4	4	8 ch	16 ch	Yes	1	2	1	1
dsPIC30F6010	80	144K/48K	8192	4096	5	8	8	8 ch	16 ch	Yes	2	2	1	2

Pin Diagrams




40-Pin PDIP





Note: Pinout subject to change.


40-Pin PDIP



Note: Pinout subject to change.










Table of Contents

1.0	Device Overview	11
2.0	CPU Architecture Overview	17
3.0	Memory Organization	29
4.0	Address Generator Units	41
5.0	Interrupts	49
3.0	Flash Program Memory	55
7.0	Data EEPROM Memory	61
3.0	I/O Ports	65
9.0	Timer1 Module	71
10.0	Timer2/3 Module	75
11.0	Timer4/5 Module	81
12.0	Input Capture Module	85
13.0	Output Compare Module	
14.0	Quadrature Encoder Interface (QEI) Module	93
15.0	Motor Control PWM Module	99
16.0	SPI TM Module	. 109
17.0	I2C Module	. 113
18.0	Universal Asynchronous Receiver Transmitter (UART) Module	. 121
19.0	CAN Module	
20.0	10-bit High Speed Analog-to-Digital Converter (A/D) Module	. 141
21.0	System Integration	. 149
22.0	Instruction Set Summary	
23.0	Development Support	. 169
24.0	Electrical Characteristics	. 175
25.0	DC and AC Characteristics Graphs and Tables	
26.0	Packaging Information	
On-Line	Support	. 243
Systems	s Information and Upgrade Hot Line	. 243
Reader	Response	. 244
Product	Identification System	. 245

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- · Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

NOTES:

1.0 DEVICE OVERVIEW

This document contains device family specific information for the dsPIC30F family of Digital Signal Controller (DSC) devices. The dsPIC30F devices contain extensive Digital Signal Processor (DSP) functionality within a high performance 16-bit microcontroller (MCU) architecture.

Figure 1-1 shows a sample device block diagram.

Note: The device(s) depicted in this block diagram are representative of the corresponding device family. Other devices of the same family may vary in terms of number of pins and multiplexing of pin functions. Typically, smaller devices in the family contain a subset of the peripherals present in the device(s) shown in this diagram.

FIGURE 1-1: Y Data Bus X Data Bus 16 16 16 16 VREF-/RA9 16 VREF+/RA10 Data Latch Data Latch Interrupt INT3/RA14 PSV & Table Y Data RAM X Data RAM Controller Data Access Control Block INT4/RA15 16 (4 Kbytes) (4 Kbytes) PORTA Address Address 24 Latch Latch AN0/CN2/RB0 16 17 16 16 AN1/CN3/RB1 AN2/SS1/LVDIN/CN4/RB2 24 X RAGU Y AGU AN3/INDX/CN5/RB3 PCŮ PCH PCL X WAGU AN4/QEA/CN6/RB4 Program Counter AN5/QEB/CN7/RB5 Stack Control Loop Control Address Latch PGC/EMUC/AN6/OCFA/RB6 Logic Logic PGD/EMUD/AN7/RB7 Program Memory (144 Kbytes) AN8/RB8 AN9/RB9 Data EEPROM AN10/RB10 (4 Kbytes) Effective Address AN11/RB11 16 Data Latch AN12/RB12 AN13/RB13 AN14/RB14 ROM Latch 16 AN15/OCFB/CN12/RB15 24 PORTB T2CK/RC1 IR T4CK/RC3 16 EMUD1/SOSCI/CN1/RC13 16 EMUC1/SOSCO/T1CK/CN0/RC14 16 x 16 OSC2/CLKO/RC15 W Reg Array Decode PORTC Instruction ₩6₩6 Decode & Control EMUC2/OC1/RD0 EMUD2/OC2/RD1 Control Signals V V V V to Various Blocks OC3/RD2 DSP OC4/RD3 Divide Power-up Engine OC5/CN13/RD4 Unit Timer OC6/CN14/RD5 OC7/CN15/RD6 Oscillator Timing Generation OSC1/CLKI OC8/CN16/UPDN/RD7 Start-up Time IC1/RD8 ALU<16> POR/BOR IC2/RD9 Reset IC3/RD10 \times 16 IC4/RD11 16 Watchdog MCLR IC5/RD12 IC6/CN19/RD13 \times Low Voltage IC7/CN20/RD14 Detect VDD, VSS IC8/CN21/RD15 AVDD, AVSS PORTD PWM1L/RE0 Input Output CAN1, PWM1H/RE1 I²C 10-bit ADC Capture Compare CAN2 PWM2L/RE2 Module Module PWM2H/RE3 PWM3I /RF4 PWM3H/RE5 ļĹ][PWM4L/RE6 PWM4H/RE7 UART1, FI TA/INT1/RF8 SPI1 Motor Control QEI Timers UART2 SPI2 FLTB/INT2/RE9 PWM PORTE C1RX/RF0 C2RX/RG0 C1TX/RF1 C2TX/RG1 U1RX/RF2 SCL/RG2 U1TX/RF3 SDA/RG3 U2RX/CN17/RF4 SCK2/CN8/RG6 U2TX/CN18/RF5 SDI2/CN9/RG7 EMUC3/SCK1/INT0/RF6 SDO2/CN10/RG8 SDI1/RF7 SS2/CN11/RG9 EMUD3/SDO1/RF8 **PORTG** PORTE

dsPIC30F6010 BLOCK DIAGRAM

Table 1-1 provides a brief description of device I/O pinouts and the functions that may be multiplexed to a port pin. Multiple functions may exist on one port pin.

When multiplexing occurs, the peripheral module's functional requirements may force an override of the data direction of the port pin.

TABLE 1-1: PINOUT I/O DESCRIPTIONS

Pin Name	Pin Type	Buffer Type	Description
AN0-AN15	-71	Analog	Analog input channels.
ANU-AN IS	'	Analog	AN0 and AN1 are also used for device programming data and clock inputs,
			respectively.
AVDD	Р	Р	Positive supply for analog module.
AVss	Р	Р	Ground reference for analog module.
CLKI	I	ST/CMOS	External clock source input. Always associated with OSC1 pin function.
CLKO	0		Oscillator crystal output. Connects to crystal or resonator in Crystal
			Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always
			associated with OSC2 pin function.
CN0-CN23	1	ST	Input change notification inputs.
			Can be software programmed for internal weak pull-ups on all inputs.
COFS	I/O	ST	Data Converter Interface frame synchronization pin.
CSCK	I/O	ST	Data Converter Interface serial clock input/output pin.
CSDI	I	ST	Data Converter Interface serial data input pin.
CSDO	0	_	Data Converter Interface serial data output pin.
C1RX	I	ST	CAN1 bus receive pin.
C1TX	0		CAN1 bus transmit pin.
C2RX	I	ST	CAN2 bus receive pin.
C2TX	0	_	CAN2 bus transmit pin.
EMUD	I/O	ST	ICD Primary Communication Channel data input/output pin.
EMUC	I/O	ST	ICD Primary Communication Channel clock input/output pin.
EMUD1	I/O	ST	ICD Secondary Communication Channel data input/output pin.
EMUC1	I/O	ST	ICD Secondary Communication Channel clock input/output pin.
EMUD2	I/O	ST	ICD Tertiary Communication Channel data input/output pin.
EMUC2	I/O	ST	ICD Tertiary Communication Channel clock input/output pin.
EMUD3	I/O I/O	ST ST	ICD Quaternary Communication Channel data input/output pin.
EMUC3			ICD Quaternary Communication Channel clock input/output pin.
IC1-IC8	I	ST	Capture inputs 1 through 8.
INDX	I	ST	Quadrature Encoder Index Pulse input.
QEA	I	ST	Quadrature Encoder Phase A input in QEI mode.
0.55			Auxiliary Timer External Clock/Gate input in Timer mode.
QEB	I	ST	Quadrature Encoder Phase A input in QEI mode.
LIDDNI		CMOC	Auxiliary Timer External Clock/Gate input in Timer mode.
UPDN	0	CMOS	Position Up/Down Counter Direction State.
INTO	!	ST	External interrupt 0.
INT1	!	ST	External interrupt 1.
INT2		ST	External interrupt 2.
INT3 INT4		ST ST	External interrupt 4
	•		External interrupt 4.
LVDIN	I	Analog	Low Voltage Detect Reference Voltage input pin.

Legend: CMOS = CMOS compatible input or output Analog = Analog input
ST = Schmitt Trigger input with CMOS levels O = Output
I = Input P = Power

PINOUT I/O DESCRIPTIONS (CONTINUED) **TABLE 1-1:**

IABLE 1-1:	1 11400	J1 1/O DE3	CRIPTIONS (CONTINUED)
Pin Name	Pin Type	Buffer Type	Description
FLTA	I	ST	PWM Fault A input.
FLTB	I	ST	PWM Fault B input.
PWM1L	0		PWM 1 Low output.
PWM1H	0		PWM 1 High output.
PWM2L	0		PWM 2 Low output.
PWM2H	0		PWM 2 High output.
PWM3L	0	_	PWM 3 Low output.
PWM3H	0	_	PWM 3 High output.
PWM4L	0		PWM 4 Low output.
PWM4H	0		PWM 4 High output.
MCLR	I/P	ST	Master Clear (Reset) input or programming voltage input. This pin is an active low Reset to the device.
OCFA	I	ST	Compare Fault A input (for Compare channels 1, 2, 3 and 4).
OCFB	I	ST	Compare Fault B input (for Compare channels 5, 6, 7 and 8).
OC1-OC8	0		Compare outputs 1 through 8.
OSC1	I	ST/CMOS	Oscillator crystal input. ST buffer when configured in RC mode; CMOS other-
OSC2	I/O		wise.
			Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator
			mode. Optionally functions as CLKO in RC and EC modes.
PGD	I/O	ST	In-Circuit Serial Programming data input/output pin.
PGC	I	ST	In-Circuit Serial Programming clock input pin.
RA9-RA10	I/O	ST	PORTA is a bi-directional I/O port.
RA14-RA15	I/O	ST	
RB0-RB15	I/O	ST	PORTB is a bi-directional I/O port.
RC1	I/O	ST	PORTC is a bi-directional I/O port.
RC3	1/0	ST	
RC13-RC15	1/0	ST	
RD0-RD15	I/O	ST	PORTD is a bi-directional I/O port.
RE0-RE9	I/O	ST	PORTE is a bi-directional I/O port.
RF0-RF8	I/O	ST	PORTF is a bi-directional I/O port.
	-		·
RG0-RG3 RG6-RG9	I/O I/O	ST ST	PORTG is a bi-directional I/O port.
SCK1	I/O	ST	Synchronous serial clock input/output for SPI1.
SDI1	I	ST	SPI1 Data In.
SDO1	0	_	SPI1 Data Out.
SS1	I	ST	SPI1 Slave Synchronization.
SCK2	I/O	ST	Synchronous serial clock input/output for SPI2.
SDI2	I	ST	SPI2 Data In.
SDO2	0		SPI2 Data Out.
SS2	I	ST	SPI2 Slave Synchronization.
SCL	I/O	ST	Synchronous serial clock input/output for I ² C.
SDA	I/O	ST	Synchronous serial data input/output for I ² C.
sosco	0		32 kHz low power oscillator crystal output.
SOSCI	I	ST/CMOS	32 kHz low power oscillator crystal input. ST buffer when configured in RC
			mode; CMOS otherwise.
	•	•	

Legend: CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels = Input

Analog = Analog input = Output 0 Ρ

Power

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Type	Buffer Type	Description	
T1CK	I	ST	Timer1 external clock input.	
T2CK		ST	Timer2 external clock input.	
T3CK	I	ST	Timer3 external clock input.	
T4CK	I	ST	Timer4 external clock input.	
T5CK	I	ST	Timer5 external clock input.	
U1RX	I	ST	UART1 Receive.	
U1TX	0	_	UART1 Transmit.	
U1ARX		ST	UART1 Alternate Receive.	
U1ATX	0	_	UART1 Alternate Transmit.	
U2RX		ST	UART2 Receive.	
U2TX	0	_	UART2 Transmit.	
VDD	Р	_	Positive supply for logic and I/O pins.	
Vss	Р		Ground reference for logic and I/O pins.	
VREF+	I	Analog	Analog Voltage Reference (High) input.	
VREF-	Ī	Analog	Analog Voltage Reference (Low) input.	

Legend: CMOS = CMOS compatible input or output Analog = Analog input
ST = Schmitt Trigger input with CMOS levels O = Output
I = Input P = Power

NOTES:

2.0 CPU ARCHITECTURE OVERVIEW

2.1 Core Overview

The core has a 24-bit instruction word. The Program Counter (PC) is 23 bits wide with the Least Significant (LS) bit always clear (see Section 3.1), and the Most Significant (MS) bit is ignored during normal program execution, except for certain specialized instructions. Thus, the PC can address up to 4M instruction words of user program space. An instruction pre-fetch mechanism is used to help maintain throughput. Program loop constructs, free from loop count management overhead, are supported using the DO and REPEAT instructions, both of which are interruptible at any point.

The working register array consists of 16x16-bit registers, each of which can act as data, address or offset registers. One working register (W15) operates as a software stack pointer for interrupts and calls.

The data space is 64 Kbytes (32K words) and is split into two blocks, referred to as X and Y data memory. Each block has its own independent Address Generation Unit (AGU). Most instructions operate solely through the X memory AGU, which provides the appearance of a single unified data space. The Multiply-Accumulate (MAC) class of dual source DSP instructions operate through both the X and Y AGUs, splitting the data address space into two parts (see Section 3.2). The X and Y data space boundary is device specific and cannot be altered by the user. Each data word consists of 2 bytes, and most instructions can address data either as words or bytes.

There are two methods of accessing data stored in program memory:

- The upper 32 Kbytes of data space memory can be mapped into the lower half (user space) of program space at any 16K program word boundary, defined by the 8-bit Program Space Visibility Page (PSVPAG) register. This lets any instruction access program space as if it were data space, with a limitation that the access requires an additional cycle. Moreover, only the lower 16 bits of each instruction word can be accessed using this method.
- Linear indirect access of 32K word pages within program space is also possible using any working register, via table read and write instructions.
 Table read and write instructions can be used to access all 24 bits of an instruction word.

Overhead-free circular buffers (modulo addressing) are supported in both X and Y address spaces. This is primarily intended to remove the loop overhead for DSP algorithms.

The X AGU also supports bit-reversed addressing on destination effective addresses, to greatly simplify input or output data reordering for radix-2 FFT algorithms. Refer to Section 4.0 for details on modulo and bit-reversed addressing.

The core supports Inherent (no operand), Relative, Literal, Memory Direct, Register Direct, Register Indirect, Register Offset and Literal Offset Addressing modes. Instructions are associated with predefined Addressing modes, depending upon their functional requirements.

For most instructions, the core is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, 3-operand instructions are supported, allowing C = A+B operations to be executed in a single cycle.

A DSP engine has been included to significantly enhance the core arithmetic capability and throughput. It features a high speed 17-bit by 17-bit multiplier, a 40-bit ALU, two 40-bit saturating accumulators and a 40-bit bi-directional barrel shifter. Data in the accumulator or any working register can be shifted up to 15 bits right or 16 bits left in a single cycle. The DSP instructions operate seamlessly with all other instructions and have been designed for optimal real-time performance. The MAC class of instructions can concurrently fetch two data operands from memory, while multiplying two W registers. To enable this concurrent fetching of data operands, the data space has been split for these instructions and linear for all others. This has been achieved in a transparent and flexible manner, by dedicating certain working registers to each address space for the MAC class of instructions.

The core does not support a multi-stage instruction pipeline. However, a single stage instruction pre-fetch mechanism is used, which accesses and partially decodes instructions a cycle ahead of execution, in order to maximize available execution time. Most instructions execute in a single cycle, with certain exceptions as outlined in Section 2.3.

The core features a vectored exception processing structure for traps and interrupts, with 62 independent vectors. The exceptions consist of up to 8 traps (of which 4 are reserved) and 54 interrupts. Each interrupt is prioritized based on a user assigned priority between 1 and 7 (1 being the lowest priority and 7 being the highest) in conjunction with a predetermined 'natural order'. Traps have fixed priorities, ranging from 8 to 15.

2.2 Programmer's Model

The programmer's model is shown in Figure 2-1 and consists of 16x16-bit working registers (W0 through W15), 2x40-bit accumulators (AccA and AccB), STATUS register (SR), Data Table Page register (TBLPAG), Program Space Visibility Page register (PSVPAG), DO and REPEAT registers (DOSTART, DOEND, DCOUNT and RCOUNT), and Program Counter (PC). The working registers can act as data, address or offset registers. All registers are memory mapped. W0 acts as the W register for file register addressing.

Some of these registers have a shadow register associated with each of them, as shown in Figure 2-1. The shadow register is used as a temporary holding register and can transfer its contents to or from its host register upon the occurrence of an event. None of the shadow registers are accessible directly. The following rules apply for transfer of registers into and out of shadows.

- PUSH.S and POP.S W0, W1, W2, W3, SR (DC, N, OV, Z and C bits only) are transferred.
- DO instruction
 DOSTART, DOEND, DCOUNT shadows are pushed on loop start, and popped on loop end.

When a byte operation is performed on a working register, only the Least Significant Byte of the target register is affected. However, a benefit of memory mapped working registers is that both the Least and Most Significant Bytes can be manipulated through byte wide data memory space accesses.

2.2.1 SOFTWARE STACK POINTER/ FRAME POINTER

The dsPIC® devices contain a software stack. W15 is the dedicated software stack pointer (SP), and will be automatically modified by exception processing and subroutine calls and returns. However, W15 can be referenced by any instruction in the same manner as all other W registers. This simplifies the reading, writing and manipulation of the stack pointer (e.g., creating stack frames).

Note: In order to protect against misaligned stack accesses, W15<0> is always clear.

W15 is initialized to 0×0800 during a Reset. The user may reprogram the SP during initialization to any location within data space.

W14 has been dedicated as a stack frame pointer as defined by the ${\tt LNK}$ and ${\tt ULNK}$ instructions. However, W14 can be referenced by any instruction in the same manner as all other W registers.

2.2.2 STATUS REGISTER

The dsPIC core has a 16-bit status register (SR), the LS Byte of which is referred to as the SR Low Byte (SRL) and the MS Byte as the SR High Byte (SRH). See Figure 2-1 for SR layout.

SRL contains all the MCU ALU operation status flags (including the Z bit), as well as the CPU Interrupt Priority Level status bits, IPL<2:0>, and the REPEAT active status bit, RA. During exception processing, SRL is concatenated with the MS Byte of the PC to form a complete word value which is then stacked.

The upper byte of the STATUS register contains the DSP Adder/Subtractor status bits, the DO Loop Active bit (DA) and the Digit Carry (DC) status bit.

Most SR bits are read/write. Exceptions are:

- The DA bit: DA is read and clear only, because accidentally setting it could cause erroneous operation.
- The RA bit: RA is a read only bit, because accidentally setting it could cause erroneous operation. RA is only set on entry into a repeat loop, and cannot be directly cleared by software.
- The OV, OA, OB and OAB bits: These bits are read only and can only be set by the DSP engine overflow logic.
- 4. The SA, SB and SAB bits: These are read and clear only and can only be set by the DSP engine saturation logic. Once set, these flags remain set until cleared by the user, irrespective of the results from any subsequent DSP operations.
 - **Note 1:** Clearing the SAB bit will also clear both the SA and SB bits.
 - 2: When the memory mapped status register (SR) is the destination address for an operation which affects any of the SR bits, data writes are disabled to all bits.


2.2.2.1 Z Status Bit

Instructions that use a carry/borrow input (ADDC, CPB, SUBB and SUBBR) will only be able to clear Z (for a non-zero result) and can never set it. A multiprecision sequence of instructions, starting with an instruction with no carry/borrow input, will thus automatically logically AND the successive results of the zero test. All results must be zero for the Z flag to remain set by the end of the sequence.

All other instructions can set as well as clear the Z bit.

2.2.3 PROGRAM COUNTER

The Program Counter is 23 bits wide. Bit 0 is always clear. Therefore, the PC can address up to 4M instruction words.




2.3 Instruction Flow

There are 8 types of instruction flows:


1. Normal one-word, one-cycle instructions: these instructions take one effective cycle to execute, as shown in Figure 2-2.

FIGURE 2-2: INSTRUCTION PIPELINE FLOW: 1-WORD, 1-CYCLE



2. One-word, two-cycle (or three-cycle) instructions that are flow control instructions: these instructions include the relative branches, relative call, skips and returns. When an instruction changes the PC (other than to increment it), the pipeline fetch is discarded. This causes the instruction to take two effective cycles to execute as shown in Figure 2-3. Some instructions that change program flow require 3 cycles, such as the RETURN, RETFIE and RETLW instructions, and instructions that skip over 2-word instructions.

FIGURE 2-3: INSTRUCTION PIPELINE FLOW: 1-WORD, 2-CYCLE



 One-word, two-cycle instructions that are not flow control instructions: the only instructions of this type are the MOV.D (load and store double word) instructions, as shown in Figure 2-4.

FIGURE 2-4: INSTRUCTION PIPELINE FLOW: 1-WORD, 2-CYCLE MOV. D OPERATIONS

	Tcy0	Tcy1	Tcy2	Tcy3	Tcy4	TcY5
1. MOV W0,0x1234	Fetch 1	Execute 1				
2. MOV.D [W0++],W1		Fetch 2	Execute 2 R/W Cycle 1			
3. MOV W1,0x00AA				Execute 2 R/W Cycle2		
3a.Stall				Stall	Execute 3	
4. MOV 0x0CC, W0					Fetch 4	Execute 4


4. Table read/write instructions. These instructions will suspend the fetching to insert a read or write cycle to the program memory. The instruction fetched, while executing the table operation, is saved for 1 cycle and executed in the cycle immediately after the table operation, as shown in Figure 2-5.

FIGURE 2-5: INSTRUCTION PIPELINE FLOW: 1-WORD, 2-CYCLE TABLE OPERATIONS

	Tcy0	Tcy1	Tcy2	Tcy3	Tcy4	Tcy5
1. MOV #0x1234,W0	Fetch 1	Execute 1				
2. TBLRDL [W0++],W1		Fetch 2	Execute 2			
3. MOV #0x00AA,W1			Fetch 3	Execute 2 Read Cycle		
3a.Table Operation				Bus Read	Execute 3	
4. MOV #0x0CC,W0					Fetch 4	Execute 4


5. Two-word instructions for CALL and GOTO. In these instructions, the fetch after the instruction provides the remainder of the jump or call destination address. These instructions require 2 cycles to execute, 1 cycle to fetch the 2 instruction words (enabled by a high speed path on the second fetch), and 1 cycle to flush the pipeline, as shown in Figure 2-6.

FIGURE 2-6: INSTRUCTION PIPELINE FLOW: 2-WORD, 2-CYCLE GOTO, CALL




Two-word instructions for DO. In these instructions, the fetch after the instruction contains an address offset. This address offset is added to the first instruction address to generate the last loop instruction address. Therefore, these instructions require 2 cycles, as shown in Figure 2-7.

FIGURE 2-7: INSTRUCTION PIPELINE FLOW: 2-WORD, 2-CYCLE DO, DOW



 Instructions that are subjected to a stall due to a data dependency between the X RAGU and X WAGU. An additional cycle is inserted to resolve the resource conflict, as shown in Figure 2-8. Instruction stalls caused by data dependencies are further discussed in Section 4.0.

FIGURE 2-8: INSTRUCTION PIPELINE FLOW: 1-WORD, 2-CYCLE WITH INSTRUCTION STALL



8. Interrupt recognition execution. Refer to Section 5.0 for details on interrupts.

2.4 Divide Support

The dsPIC devices feature a 16/16-bit signed fractional divide operation, as well as 32/16-bit and 16/16-bit signed and unsigned integer divide operations, in the form of single instruction iterative divides. The following instructions and data sizes are supported:

- 1. DIVF 16/16 signed fractional divide
- 2. DIV.sd -32/16 signed divide
- 3. DIV.ud 32/16 unsigned divide
- 4. DIV.sw 16/16 signed divide
- 5. DIV.uw 16/16 unsigned divide

The 16/16 divides are similar to the 32/16 (same number of iterations), but the dividend is either zero-extended or sign-extended during the first iteration.

The quotient for all divide instructions is stored in W0, and the remainder in W1. DIV and DIVF can specify any W register for both the 16-bit dividend and divisor. All other divides can specify any W register for the 16-bit divisor, but the 32-bit dividend must be in an aligned W register pair, such as W1:W0, W3:W2, etc.

The non-restoring divide algorithm requires one cycle for an initial dividend shift (for integer divides only), one cycle per divisor bit, and a remainder/quotient correction cycle. The correction cycle is the last cycle of the iteration loop, but must be performed (even if the remainder is not required) because it may also adjust the quotient. A consequence of this is that DIVF will also produce a valid remainder (though it is of little use in fractional arithmetic).

The divide instructions must be executed within a REPEAT loop. Any other form of execution (e.g. a series of discrete divide instructions) will not function correctly because the instruction flow depends on RCOUNT. The divide instruction does not automatically set up the RCOUNT value, and it must, therefore, be explicitly and correctly specified in the REPEAT instruction, as shown in Table 2-1 (REPEAT will execute the target instruction {operand value+1} times). The REPEAT loop count must be set up for 18 iterations of the DIV/DIVF instruction. Thus, a complete divide operation requires 19 cycles.

Note: The Divide flow is interruptible. However, the user needs to save the context as appropriate.

TABLE 2-1: DIVIDE INSTRUCTIONS

Instruction	Function
DIVF	Signed fractional divide: Wm/Wn \rightarrow W0; Rem \rightarrow W1
DIV.sd	Signed divide: (Wm+1:Wm)/Wn \rightarrow W0; Rem \rightarrow W1
DIV.sw (or DIV.s)	Signed divide: Wm/Wn \rightarrow W0; Rem \rightarrow W1
DIV.ud	Unsigned divide: (Wm+1:Wm)/Wn \rightarrow W0; Rem \rightarrow W1
DIV.uw (or DIV.u)	Unsigned divide: Wm/Wn \rightarrow W0; Rem \rightarrow W1

2.5 DSP Engine

Concurrent operation of the DSP engine with MCU instruction flow is not possible, though both the MCU ALU and DSP engine resources may be used concurrently by the same instruction (e.g., ED and EDAC instructions).

The DSP engine consists of a high speed 17-bit x 17-bit multiplier, a barrel shifter, and a 40-bit adder/ Subtractor (with two target accumulators, round and saturation logic).

Data input to the DSP engine is derived from one of the following:

- Directly from the W array (registers W4, W5, W6 or W7) via the X and Y data buses for the MAC class of instructions (MAC, MSC, MPY, MPY.N, ED, EDAC, CLR and MOVSAC).
- 2. From the X bus for all other DSP instructions.
- From the X bus for all MCU instructions which use the barrel shifter.

Data output from the DSP engine is written to one of the following:

- The target accumulator, as defined by the DSP instruction being executed.
- The X bus for MAC, MSC, CLR and MOVSAC accumulator writes, where the EA is derived from W13 only. (MPY, MPY.N, ED and EDAC do not offer an accumulator write option.)
- The X bus for all MCU instructions which use the barrel shifter.


The DSP engine also has the capability to perform inherent accumulator-to-accumulator operations, which require no additional data. These instructions are ${\tt ADD}$, ${\tt SUB}$ and ${\tt NEG}$.

The DSP engine has various options selected through various bits in the CPU Core Configuration Register (CORCON), as listed below:

- 1. Fractional or integer DSP multiply (IF).
- 2. Signed or unsigned DSP multiply (US).
- 3. Conventional or convergent rounding (RND).
- 4. Automatic saturation on/off for AccA (SATA).
- 5. Automatic saturation on/off for AccB (SATB).
- Automatic saturation on/off for writes to data memory (SATDW).
- Accumulator Saturation mode selection (ACCSAT).

Note: For CORCON layout, see Table 4-3.

A block diagram of the DSP engine is shown in Figure 2-9.




2.5.1 MULTIPLIER

The 17x17-bit multiplier is capable of signed or unsigned operation and can multiplex its output using a scaler to support either 1.31 fractional (Q31) or 32-bit integer results. The respective number representation formats are shown in Figure 2-10. Unsigned operands are zero-extended into the 17th bit of the multiplier input value. Signed operands are sign-extended into the 17th bit of the multiplier input value. The output of the 17x17-bit multiplier/scaler is a 33-bit value, which is sign-extended to 40 bits. Integer data is inherently represented as a signed two's complement value, where the MSB is defined as a sign bit. Generally speaking, the range of an N-bit two's complement integer is -2^{N-1} to $2^{N-1} - 1$. For a 16-bit integer, the data range is

32768 (0x8000) to 32767 (0x7FFF), including 0 (see Figure 2-10). For a 32-bit integer, the data range is -2,147,483,648 (0x8000 0000) to 2,147,483,645 (0x7FFF FFFF).

When the multiplier is configured for fractional multiplication, the data is represented as a two's complement fraction, where the MSB is defined as a sign bit and the radix point is implied to lie just after the sign bit (QX format). The range of an N-bit two's complement fraction with this implied radix point is -1.0 to (1-2^{1-N}). For a 16-bit fraction, the Q15 data range is -1.0 (0x8000) to 0.999969482 (0x7FFF), including 0 and has a precision of $3.01518x10^{-5}$. In fractional mode, a 16x16 multiply operation generates a 1.31 product, which has a precision of $4.65661x10^{-10}$.

FIGURE 2-10: 16-BIT INTEGER AND FRACTIONAL MODES



Certain multiply operations always operate on signed data. These include the MAC/MSC, MPY[.N] and ED[AC] instructions. The 40-bit adder/subtractor may also optionally negate one of its operand inputs to change the result sign (without changing the operands). This is used to create a multiply and subtract (MSC) or multiply and negate (MPY.N) operation.

In the special case when both input operands are 1.15 fractions and equal to 0x8000 (-1₁₀), the result of the multiplication is corrected to 0x7FFFFFFFF (as the closest approximation to +1) by hardware, before it is used.

It should be noted that with the exception of DSP multiplies, the dsPIC30F ALU operates identically on integer and fractional data. Namely, an addition of two integers will yield the same result (binary number) as the addition of two fractional numbers. The only difference is how the result is interpreted by the user. However, multiplies performed by DSP operations are different. In these instructions, data format selection is made with the IF bit (CORCON<0>) and US bits (CORCON<12>), and it must be set accordingly ('0' for Fractional mode, '1' for Integer mode in the case of the IF bit, and '0' for signed mode, '1' for unsigned mode in the case of the US bit). This is required

because of the implied radix point used by dsPIC30F fractions. In Integer mode, multiplying two 16-bit integers produces a 32-bit integer result. However, multiplying two 1.15 values generates a 2.30 result. Since the dsPIC30F uses 1.31 format for the accumulators, a DSP multiply in Fractional mode also includes a left shift by one bit to keep the radix point properly aligned. This feature reduces the resolution of the DSP multiplier to 2⁻³⁰, but has no other effect on the computation.

The same multiplier is used to support the MCU multiply instructions, which include integer 16-bit signed, unsigned and mixed sign multiplies. Additional data paths are provided to allow these instructions to write the result back into the W array and X data bus (via the W array). These paths are placed prior to the data scaler. The IF bit in the CORCON register, therefore, only affects the result of the MAC class of DSP instructions. All other multiply operations are assumed to be integer operations. If the user executes a MAC instruction on fractional data without clearing the IF bit, the result must be explicitly shifted left by the user program after multiplication in order to obtain the correct result.

The MUL instruction may be directed to use byte or word sized operands. Byte operands will direct a 16-bit result, and word operands will direct a 32-bit result to the specified register(s) in the W array.

2.5.2 DATA ACCUMULATORS AND ADDER/SUBTRACTOR

The data accumulator consists of a 40-bit adder/ subtractor with automatic sign extension logic. It can select one of two accumulators (A or B) as its pre-accumulation source and post-accumulation destination. For the ADD and LAC instructions, the data to be accumulated or loaded can be optionally scaled via the barrel shifter, prior to accumulation.

2.5.2.1 Adder/Subtractor, Overflow and Saturation

The adder/subtractor is a 40-bit adder with an optional zero input into one side and either true or complement data into the other input. In the case of addition, the carry/borrow input is active high and the other input is true data (not complemented), whereas in the case of subtraction, the carry/borrow input is active low and the other input is complemented. The adder/subtractor generates overflow status bits SA/SB and OA/OB, which are latched and reflected in the status register.

- Overflow from bit 39: this is a catastrophic overflow in which the sign of the accumulator is destroyed.
- Overflow into guard bits 32 through 39: this is a recoverable overflow. This bit is set whenever all the guard bits are not identical to each other.

The adder has an additional saturation block which controls accumulator data saturation, if selected. It uses the result of the adder, the overflow status bits described above, and the SATA/B (CORCON<7:6>) and ACCSAT (CORCON<4>) mode control bits to determine when and to what value to saturate.

Six status register bits have been provided to support saturation and overflow; they are:

1 OA

AccA overflowed into guard bits

2 OB

AccB overflowed into guard bits

3. SA

AccA saturated (bit 31 overflow and saturation)

AccA overflowed into guard bits and saturated (bit 39 overflow and saturation)

SB

AccB saturated (bit 31 overflow and saturation) or

AccB overflowed into guard bits and saturated (bit 39 overflow and saturation)

OAB: Logical OR of OA and OB

SAB: Logical OR of SA and SB

The OA and OB bits are modified each time data passes through the adder/Subtractor. When set, they indicate that the most recent operation has overflowed into the accumulator guard bits (bits 32 through 39). The OA and OB bits can also optionally generate an arithmetic warning trap when set and the corresponding overflow trap flag enable bit (OVATEN, OVBTEN) in the INTCON1 register (refer to Section 5.0) is set. This allows the user to take immediate action, for example, to correct system gain.

The SA and SB bits are modified each time data passes through the adder/subtractor, but can only be cleared by the user. When set, they indicate that the accumulator has overflowed its maximum range (bit 31 for 32-bit saturation, or bit 39 for 40-bit saturation) and will be saturated (if saturation is enabled). When saturation is not enabled, SA and SB default to bit 39 overflow and thus indicate that a catastrophic overflow has occurred. If the COVTE bit in the INTCON1 register is set, SA and SB bits will generate an arithmetic warning trap when saturation is disabled.

The overflow and saturation status bits can optionally be viewed in the Status Register (SR) as the logical OR of OA and OB (in bit OAB) and the logical OR of SA and SB (in bit SAB). This allows programmers to check one bit in the Status Register to determine if either accumulator has overflowed, or one bit to determine if either accumulator has saturated. This would be useful for complex number arithmetic which typically uses both the accumulators.

The device supports three Saturation and Overflow modes.

1. Bit 39 Overflow and Saturation:

When bit 39 overflow and saturation occurs, the saturation logic loads the maximally positive 9.31 ($0 \times 7 FFFFFFFFFFF$) or maximally negative 9.31 value (0×80000000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user. This is referred to as 'super saturation' and provides protection against erroneous data or unexpected algorithm problems (e.g., gain calculations).

2. Bit 31 Overflow and Saturation:

When bit 31 overflow and saturation occurs, the saturation logic then loads the maximally positive 1.31 value ($0 \times 007 \text{FFFFFFF}$) or maximally negative 1.31 value (0×0080000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user. When this Saturation mode is in effect, the guard bits are not used (so the OA, OB or OAB bits are never set).

3. Bit 39 Catastrophic Overflow
The bit 39 overflow status bit from the adder is
used to set the SA or SB bit, which remain set
until cleared by the user. No saturation operation
is performed and the accumulator is allowed to
overflow (destroying its sign). If the COVTE bit in
the INTCON1 register is set, a catastrophic
overflow can initiate a trap exception.

2.5.2.2 Accumulator 'Write Back'

The MAC class of instructions (with the exception of MPY, MPY.N, ED and EDAC) can optionally write a rounded version of the high word (bits 31 through 16) of the accumulator that is not targeted by the instruction into data space memory. The write is performed across the X bus into combined X and Y address space. The following addressing modes are supported:

- W13, Register Direct:
 The rounded contents of the non-target accumulator are written into W13 as a 1.15 fraction.
- [W13]+=2, Register Indirect with Post-Increment: The rounded contents of the non-target accumulator are written into the address pointed to by W13 as a 1.15 fraction. W13 is then incremented by 2 (for a word write).

2.5.2.3 Round Logic

The round logic is a combinational block, which performs a conventional (biased) or convergent (unbiased) round function during an accumulator write (store). The Round mode is determined by the state of the RND bit in the CORCON register. It generates a 16-bit, 1.15 data value which is passed to the data space write saturation logic. If rounding is not indicated by the instruction, a truncated 1.15 data value is stored and the LS Word is simply discarded.

Conventional rounding takes bit 15 of the accumulator, zero-extends it and adds it to the ACCxH word (bits 16 through 31 of the accumulator). If the ACCxL word (bits 0 through 15 of the accumulator) is between 0x8000 and 0xFFFFF (0x8000 included), ACCxH is incremented. If ACCxL is between 0x0000 and 0x7FFF, ACCxH is left unchanged. A consequence of this algorithm is that over a succession of random rounding operations, the value will tend to be biased slightly positive.

Convergent (or unbiased) rounding operates in the same manner as conventional rounding, except when ACCxL equals 0×8000 . If this is the case, the LS bit (bit 16 of the accumulator) of ACCxH is examined. If it is '1', ACCxH is incremented. If it is '0', ACCxH is not modified. Assuming that bit 16 is effectively random in nature, this scheme will remove any rounding bias that may accumulate.

The SAC and SAC.R instructions store either a truncated (SAC) or rounded (SAC.R) version of the contents of the target accumulator to data memory, via the X bus (subject to data saturation, see Section 2.5.2.4). Note that for the MAC class of instructions, the accumulator write back operation will function in the same manner, addressing combined MCU (X and Y) data space though the X bus. For this class of instructions, the data is always subject to rounding.

2.5.2.4 Data Space Write Saturation

In addition to adder/subtractor saturation, writes to data space may also be saturated, but without affecting the contents of the source accumulator. The data space write saturation logic block accepts a 16-bit, 1.15 fractional value from the round logic block as its input, together with overflow status from the original source (accumulator) and the 16-bit round adder. These are combined and used to select the appropriate 1.15 fractional value as output to write to data space memory.

If the SATDW bit in the CORCON register is set, data (after rounding or truncation) is tested for overflow and adjusted accordingly. For input data greater than $0 \times 007 \text{FFF}$, data written to memory is forced to the maximum positive 1.15 value, $0 \times 7 \text{FFF}$. For input data less than $0 \times \text{FF} 8000$, data written to memory is forced to the maximum negative 1.15 value, 0×8000 . The MS bit of the source (bit 39) is used to determine the sign of the operand being tested.

If the SATDW bit in the CORCON register is not set, the input data is always passed through unmodified under all conditions.

2.5.3 BARREL SHIFTER

The barrel shifter is capable of performing up to 15-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either of the two DSP accumulators or the X bus (to support multi-bit shifts of register or memory data).

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value will shift the operand right. A negative value will shift the operand left. A value of 0 will not modify the operand.

The barrel shifter is 40 bits wide, thereby obtaining a 40-bit result for DSP shift operations and a 16-bit result for MCU shift operations. Data from the X bus is presented to the barrel shifter between bit positions 16 to 31 for right shifts, and bit positions 0 to 15 for left shifts.

3.0 MEMORY ORGANIZATION

3.1 Program Address Space

The program address space is 4M instruction words. It is addressable by a 24-bit value from either the 23-bit PC, table instruction EA, or data space EA, when program space is mapped into data space, as defined by Table 3-1. Note that the program space address is incremented by two between successive program words, in order to provide compatibility with data space addressing.


User program space access is restricted to the lower 4M instruction word address range (0x000000 to 0x7FFFFE), for all accesses other than TBLRD/TBLWT, which use TBLPAG<7> to determine user or configuration space access. In Table 3-1, Read/Write instructions, bit 23 allows access to the Device ID, the User ID and the configuration bits. Otherwise, bit 23 is always clear.

Note: The address map shown in Figure 3-5 is conceptual, and the actual memory configuration may vary across individual devices depending on available memory.

TABLE 3-1: PROGRAM SPACE ADDRESS CONSTRUCTION

Access Type	Access	Program Space Address					
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>	
Instruction Access	User	0		PC<22:1>		0	
TBLRD/TBLWT	User (TBLPAG<7> = 0)	TBL	PAG<7:0>		Data EA <15:0>		
TBLRD/TBLWT	Configuration (TBLPAG<7> = 1)	TBL	PAG<7:0>		Data EA <15:0>		
Program Space Visibility	User	0	PSVPAG<	7:0>	Data EA <1	4:0>	

FIGURE 3-1: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION



3.1.1 PROGRAM SPACE ALIGNMENT AND DATA ACCESS USING TABLE INSTRUCTIONS

This architecture fetches 24-bit wide program memory. Consequently, instructions are always aligned. However, as the architecture is modified Harvard, data can also be present in program space.

There are two methods by which program space can be accessed; via special table instructions, or through the remapping of a 16K word program space page into the upper half of data space (see Section 3.1.2). The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the LS Word of any address within program space, without going through data space. The TBLRDH and TBLWTH instructions are the only method whereby the upper 8 bits of a program space word can be accessed as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit word wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the LS Data Word, and TBLRDH and TBLWTH access the space which contains the MS Data Byte.

Figure 3-1 shows how the EA is created for table operations and data space accesses (PSV = 1). Here, P<23:0> refers to a program space word, whereas D<15:0> refers to a data space word.

A set of Table Instructions are provided to move byte or word sized data to and from program space.

 TBLRDL: Table Read Low Word: Read the LS Word of the program address:

P<15:0> maps to D<15:0>.

Byte: Read one of the LS Bytes of the program address:

P<7:0> maps to the destination byte when byte select = 0;

P<15:8> maps to the destination byte when byte select = 1.

- 2. **TBLWTL:** Table Write Low (refer to Section 6.0 for details on Flash Programming).
- TBLRDH: Table Read High Word: Read the MS Word of the program address;

P<23:16> maps to D<7:0>; D<15:8> always be = 0.


Byte: Read one of the MS Bytes of the program address;

P<23:16> maps to the destination byte when byte select = 0;

The destination byte will always be = 0 when byte select = 1.

TBLWTH: Table Write High (refer to Section 6.0 for details on Flash Programming).

FIGURE 3-2: PROGRAM DATA TABLE ACCESS (LS WORD)



TRIRDH. W PC Address 16 8 0 0x000000 0000000 0x000002 0000000 0000000 0x000004 0x000006 00000000 TBLRDH.B (Wn<0> = 0)Program Memory 'Phantom' Byte TBLRDH.B (Wn < 0 > = 1)(Read as '0')

FIGURE 3-3: PROGRAM DATA TABLE ACCESS (MS BYTE)

3.1.2 PROGRAM SPACE VISIBILITY FROM DATA SPACE

The upper 32 Kbytes of data space may optionally be mapped into any 16K word program space page. This provides transparent access of stored constant data from X data space, without the need to use special instructions (i.e., TBLRDL/H, TBLWTL/H instructions).

Program space access through the data space occurs if the MS bit of the data space EA is set and program space visibility is enabled, by setting the PSV bit in the Core Control register (CORCON). The functions of CORCON are discussed in Section 2.5, DSP Engine.

Data accesses to this area add an additional cycle to the instruction being executed, since two program memory fetches are required.

Note that the upper half of addressable data space is always part of the X data space. Therefore, when a DSP operation uses program space mapping to access this memory region, Y data space should typically contain state (variable) data for DSP operations, whereas X data space should typically contain coefficient (constant) data.

Although each data space address, 0x8000 and higher, maps directly into a corresponding program memory address (see Figure 3-4), only the lower 16-bits of the 24-bit program word are used to contain the data. The upper 8 bits should be programmed to force an illegal instruction to maintain machine robustness. Refer to the Programmer's Reference Manual (DS70030) for details on instruction encoding.

Note that by incrementing the PC by 2 for each program memory word, the LS 15 bits of data space addresses directly map to the LS 15 bits in the corresponding program space addresses. The remaining bits are provided by the Program Space Visibility Page register, PSVPAG<7:0>, as shown in Figure 3-4.


Note: PSV access is temporarily disabled during Table Reads/Writes.

For instructions that use PSV which are executed outside a REPEAT loop:

- The following instructions will require one instruction cycle in addition to the specified execution time:
 - MAC class of instructions with data operand pre-fetch
 - MOV instructions
 - MOV.D instructions
- All other instructions will require two instruction cycles in addition to the specified execution time of the instruction.

For instructions that use PSV which are executed inside a REPEAT loop:


- The following instances will require two instruction cycles in addition to the specified execution time of the instruction:
 - Execution in the first iteration
 - Execution in the last iteration
 - Execution prior to exiting the loop due to an interrupt
 - Execution upon re-entering the loop after an interrupt is serviced
- Any other iteration of the REPEAT loop will allow the instruction, accessing data using PSV, to execute in a single cycle.



(i.e., it defines the page in program space to which the upper half of data space is being mapped).

FIGURE 3-4: DATA SPACE WINDOW INTO PROGRAM SPACE OPERATION

FIGURE 3-5: SAMPLE PROGRAM SPACE MEMORY MAP



3.2 Data Address Space

The core has two data spaces. The data spaces can be considered either separate (for some DSP instructions), or as one unified linear address range (for MCU instructions). The data spaces are accessed using two Address Generation Units (AGUs) and separate data paths.

3.2.1 DATA SPACES

The X data space is used by all instructions and supports all addressing modes. There are separate read and write data buses. The X read data bus is the return data path for all instructions that view data space as combined X and Y address space. It is also the X address space data path for the dual operand read instructions (MAC class). The X write data bus is the only write path to data space for all instructions.

The X data space also supports Modulo Addressing for all instructions, subject to Addressing mode restrictions. Bit-Reversed Addressing is only supported for writes to X data space.

The Y data space is used in concert with the X data space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths. No writes occur across the Y bus. This class of instructions dedicates two W register pointers, W10 and W11, to always address Y data space, independent of X data space, whereas W8 and W9 always address X data space. Note that during accumulator write back, the data address space is considered a combination of X and Y data spaces, so the write occurs across the X bus. Consequently, the write can be to any address in the entire data space.

The Y data space can only be used for the data prefetch operation associated with the MAC class of instructions. It also supports Modulo Addressing for automated circular buffers. Of course, all other instructions can access the Y data address space through the X data path, as part of the composite linear space.

The boundary between the X and Y data spaces is defined as shown in Figure 3-8 and is not user programmable. Should an EA point to data outside its own assigned address space, or to a location outside physical memory, an all-zero word/byte will be returned. For example, although Y address space is visible by all non-MAC instructions using any Addressing mode, an attempt by a MAC instruction to fetch data from that space, using W8 or W9 (X space pointers), will return 0x0000.

TABLE 3-2: EFFECT OF INVALID MEMORY ACCESSES

Attempted Operation	Data Returned
EA = an unimplemented address	0x0000
W8 or W9 used to access Y data space in a MAC instruction	0x0000
W10 or W11 used to access X data space in a MAC instruction	0x0000

All effective addresses are 16 bits wide and point to bytes within the data space. Therefore, the data space address range is 64 Kbytes or 32K words.

3.2.2 DATA SPACE WIDTH

The core data width is 16-bits. All internal registers are organized as 16-bit wide words. Data space memory is organized in byte addressable, 16-bit wide blocks.

3.2.3 DATA ALIGNMENT

To help maintain backward compatibility with PICmicro® devices and improve data space memory usage efficiency, the dsPIC30F instruction set supports both word and byte operations. Data is aligned in data memory and registers as words, but all data space EAs resolve to bytes. Data byte reads will read the complete word, which contains the byte, using the LS bit of any EA to determine which byte to select. The selected byte is placed onto the LS Byte of the X data path (no byte accesses are possible from the Y data path as the MAC class of instruction can only fetch words). That is, data memory and registers are organized as two parallel byte wide entities with shared (word) address decode, but separate write lines. Data byte writes only write to the corresponding side of the array or register which matches the byte address.

As a consequence of this byte accessibility, all effective address calculations (including those generated by the DSP operations, which are restricted to word sized data) are internally scaled to step through word aligned memory. For example, the core would recognize that Post-Modified Register Indirect Addressing mode, [Ws++], will result in a value of Ws+1 for byte operations and Ws+2 for word operations.

All word accesses must be aligned to an even address. Mis-aligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. Should a misaligned read or write be attempted, an Address Error trap will be generated. If the error occurred on a read, the instruction underway is completed, whereas if it occurred on a write, the instruction will be executed but the write will not occur. In either case, a trap will then be executed, allowing the system and/or user to examine the machine state prior to execution of the address fault.

FIGURE 3-6: DATA ALIGNMENT

	MS Byte 8	7 LS Byte 0	
0001	Byte 1	Byte 0	0000
0003	Byte 3	Byte 2	0002
0005	Byte 5	Byte 4	0004

All byte loads into any W register are loaded into the LS Byte. The MSB is not modified.

A sign-extend (SE) instruction is provided to allow users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users can clear the MSB of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

Although most instructions are capable of operating on word or byte data sizes, it should be noted that some instructions, including the DSP instructions, operate only on words.

3.2.4 DATA SPACE MEMORY MAP

The data space memory is split into two blocks, X and Y data space. A key element of this architecture is that Y space is a subset of X space, and is fully contained within X space. In order to provide an apparent linear addressing space, X and Y spaces have contiguous addresses.

When executing any instruction other than one of the MAC class of instructions, the X block consists of the 64 Kbyte data address space (including all Y addresses). When executing one of the MAC class of instructions, the X block consists of the 64 Kbyte data address space excluding the Y address block (for data reads only). In other words, all other instructions regard the entire data memory as one composite address space. The MAC class instructions extract the Y address space from data space and address it using EAs sourced from W10 and W11. The remaining X data space is addressed using W8 and W9. Both address spaces are concurrently accessed only with the MAC class instructions.

An example data space memory map is shown in Figure 3-8.

3.2.5 NEAR DATA SPACE

An 8 Kbyte 'near' data space is reserved in X address memory space between 0×0000 and $0 \times 1 \text{FFF}$, which is directly addressable via a 13-bit absolute address field within all memory direct instructions. The remaining X address space and all of the Y address space is addressable indirectly. Additionally, the whole of X data space is addressable using MOV instructions, which support memory direct addressing with a 16-bit address field.

The stack pointer always points to the first available free word and grows from lower addresses towards higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 3-7. Note that for a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, ensuring that the MSB is always clear.

Note: A PC push during exception processing will concatenate the SRL register to the MSB of the PC prior to the push.

3.2.6 SOFTWARE STACK


The dsPIC device contains a software stack. W15 is used as the Stack Pointer.

There is a Stack Pointer Limit register (SPLIM) associated with the stack pointer. SPLIM is uninitialized at Reset. As is the case for the stack pointer, SPLIM<0> is forced to '0', because all stack operations must be word aligned. Whenever an effective address (EA) is generated using W15 as a source or destination pointer, the address thus generated is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a Stack Error Trap will not occur. The Stack Error Trap will occur on a subsequent push operation. Thus, for example, if it is desirable to cause a Stack Error Trap when the stack grows beyond address 0x2000 in RAM, initialize the SPLIM with the value, 0x1FFE.

Similarly, a Stack Pointer Underflow (Stack Error) trap is generated when the stack pointer address is found to be less than 0×0800 , thus preventing the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.

FIGURE 3-7: CALL STACK FRAME



LS Byte MS Byte Address 16 bits Address MSB LSB 0x0000 0x0001 2 Kbyte SFR Space SFR Space 0x07FE 0x07FF 0x0800 -0x08018 Kbyte Near X Data RAM (X) Data Space 8 Kbyte 0x17FF 0x17FE 0x1801 0x1800 **SRAM Space** 0x1FFF 0x1FFE Y Data RAM (Y) 0x27FF 0x27FE0x2801 0x2800 0x8001 0x8000 X Data Unimplemented (X) Optionally Mapped into Program Memory 0xFFFE 0xFFFF The address map shown is conceptual, and may vary across individual devices depending on Note: available memory.

FIGURE 3-8: SAMPLE DATA SPACE MEMORY MAP

© 2003 Microchip Technology Inc.




TABLE 3-3:		CORE REGISTER MAP	GISTER	MAP													
SFR Name	Address (Home)	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5 Bi	Bit 4 Bit 3	Bit 2	Bit 1	Bit 0	Reset State
W0	0000								W0 / WREG	9:							0000 0000 0000 0000
W1	0002								W1								0000 0000 0000 0000
W2	0004								W2								0000 0000 0000 0000
W3	9000								W3								0000 0000 0000 0000
W4	8000								W4								0000 0000 0000 0000
W5	000A								W5								0000 0000 0000 0000
W6	D000								9M								0000 0000 0000 0000
W7	3000								W7								0000 0000 0000 0000
W8	0010								W8								0000 0000 0000 0000
6M	0012								6M								0000 0000 0000 0000
W10	0014								W10								0000 0000 0000 0000
W11	0016								W11								0000 0000 0000 0000
W12	0018								W12								0000 0000 0000 0000
W13	001A								W13								0000 0000 0000 0000
W14	001C								W14								0000 0000 0000 0000
W15	001E								W15								0000 1000 0000 0000
SPLIM	0020								SPLIM								0000 0000 0000 0000
ACCAL	0022								ACCAL								0000 0000 0000 0000
ACCAH	0024								ACCAH								0000 0000 0000 0000
ACCAU	0026			Sign-E	Sign-Extension (A	ACCA<39>)	(<						ACCAU				0000 0000 0000 0000
ACCBL	0028								ACCBL								0000 0000 0000 0000
ACCBH	002A								ACCBH								0000 0000 0000 0000
ACCBU	002C			Sign-E	Sign-Extension (A	ACCB<39>)	(<						ACCBU				0000 0000 0000 0000
PCL	002E								PCL								0000 0000 0000 0000
РСН	0030	1	-	_	-	ı	_	-	-	-			PCH				0000 0000 0000 0000
TBLPAG	0032	I	I	-	I	I	1	I	I				TBLPAG				0000 0000 0000 0000
PSVPAG	0034	I	1	_	-	I	_	1	1				PSVPAG				0000 0000 0000 0000
RCOUNT	0036								RCOUNT								nnnn nnnn nnnn nnnn
DCOUNT	0038								DCOUNT	_							nnnn nnnn nnnn nnnn
DOSTARTL	003A							DOS	DOSTARTL							0	0nnn nnnn nnnn nnnn
DOSTARTH	003C	I	I	1	Ι	I	-	I	I	I			DOSTARTH	H			0000 0000 0nnn nnnn
DOENDL	003E							DO	DOENDL							0	0nnn nnnn nnnn nnnn
DOENDH	0040	I	1	_	-	I	_	1	1	I			DOENDH	_			nnnn nnn0 0000 0000
SR	0042	OA	90	SA	SB	OAB	SAB	DA	DC	IPL2	IPL1	IPL0 R	RA	0	Z	O	0000 0000 0000 0000
-	0044	1	1	1	SN	EDT	DL2	DL1	DL0	SATA	SATB	SATDW ACCSAT	SAT IPL3	PSV	RND	IF	0000 0000 0010 0000
Legend: u	u = uninitialized bit	red bit															

TABLE 3-3: CORE REGISTER MAP (CONTINU	.: C	ORE RE	GISTER	MAP (CONT	INUED	_											
SFR Name	Address (Home)	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
MODCON	0046	XMODEN YMODEN	YMODEN	1	1		BWM	BWM<3:0>			YWN	YWM<3:0>			XWM<3:0>	3:0>		0000 0000 0000 0000
XMODSRT	0048							×	XS<15:1>								0	onnn nnnn nnnn nnnn
AMODEND	004A							XE	XE<15:1>								1	uuuu uuuu uuu1
YMODSRT	004C							YS	YS<15:1>								0	0nnn nnnn nnnn nnnn
YMODEND	004E							YE	YE<15:1>								1	Luuu uuuu uuuu
XBREV	0020	BREN							X	XB<14:0>								uuuu uuuu uuuu
DISICNT	0052	I	1							DISICN	DISICNT<13:0>							0000 0000 0000 0000
l edend: " = !! oninitialized hit	= uninitializ	'ed hit																

Advance Information

dsPIC30F

NOTES:

4.0 ADDRESS GENERATOR UNITS

The dsPIC core contains two independent address generator units: the X AGU and Y AGU. Further, the X AGU has two parts: X RAGU (Read AGU) and X WAGU (Write AGU). The X RAGU and X WAGU support byte and respectively, for both MCU and DSP instructions. The Y AGU supports word sized data reads for the DSP MAC class of instructions only. They are each capable of supporting two types of data addressing:

- · Linear Addressing
- · Modulo (Circular) Addressing

In addition, the X WAGU can support:

· Bit-Reversed Addressing

Linear and Modulo Data Addressing modes can be applied to data space or program space. Bit-Reversed addressing is only applicable to data space addresses.

4.1 Data Space Organization

Although the data space memory is organized as 16-bit words, all effective addresses (EAs) are byte addresses. Instructions can thus access individual bytes, as well as properly aligned words. Word addresses must be aligned at even boundaries. Misaligned word accesses are not supported, and if attempted, will initiate an address error trap.

When executing instructions which require just one source operand to be fetched from data space, the X RAGU and X WAGU are used to calculate the effective address. The X RAGU and X WAGU can generate any address in the 64 Kbyte data space. They support all MCU Addressing modes and Modulo Addressing for

low overhead circular buffers. The X WAGU also supports Bit-Reversed Addressing to facilitate FFT data reorganization.

When executing instructions which require two source operands to be concurrently fetched (i.e., the MAC class of DSP instructions), both the X RAGU and Y AGU are used simultaneously and the data space is split into 2 independent address spaces, X and Y. The Y AGU supports Register Indirect Post-Modified and Modulo Addressing only. Note that the data write phase of the MAC class of instruction does not split X and Y address space. The write EA is calculated using the X WAGU and the data space is configured for full 64 Kbyte access.

In the Split Data Space mode, some W register address pointers are dedicated to X RAGU, and others to Y AGU. The EAs of each operand must, therefore, be restricted within different address spaces. If they are not, one of the EAs will be outside the address space of the corresponding data space (and will fetch the bus default value, 0×00000).

4.2 Instruction Addressing Modes

The Addressing modes in Table 4-1 form the basis of the Addressing modes optimized to support the specific features of individual instructions. The Addressing modes provided in the MAC class of instructions are somewhat different from those in the other instruction types.

Some Addressing mode combinations may lead to a one-cycle stall during instruction execution, or are not allowed, as discussed in Section 4.3.

TABLE 4-1: FUNDAMENTAL ADDRESSING MODES SUPPORTED

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the EA.
Register Indirect Post-modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

4.2.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory. These memory locations are known as File Registers. Most file register instructions employ a working register W0, which is denoted as WREG in these instructions. The destination is typically either the same file register, or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction can use a 16-bit address field.

4.2.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 < function > Operand 2

where Operand 1 is always a working register (i.e., the Addressing mode can only be register direct), which is referred to as Wb. Operand 2 can be W register, fetched from data memory, or 5-bit literal. In two-operand instructions, the result location is the same as that of one of the operands. Certain MCU instructions are one-operand operations. The following Addressing modes are supported by MCU instructions:

- · Register Direct
- · Register Indirect
- · Register Indirect Post-modified
- · Register Indirect Pre-modified
- · 5-bit or 10-bit Literal

Note: Not all instructions support all the Addressing modes given above. Individual instructions may support different subsets of these Addressing modes.

4.2.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions and the DSP Accumulator class of instructions provide a greater degree of addressing flexibility than other instructions. In addition to the Addressing modes supported by most MCU instructions, Move and Accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note: For the MOV instructions, the Addressing mode specified in the instruction can differ for the source and destination EA. However, the 4-bit Wb (Register Offset) field is shared between both source and destination (but typically only used by one).

In summary, the following Addressing modes are supported by Move and Accumulator instructions:

- · Register Direct
- · Register Indirect
- · Register Indirect Post-modified
- · Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- · Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note:

Not all instructions support all the Addressing modes given above. Individual instructions may support different subsets of these Addressing modes.

4.2.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY.N, MOVSAC and MSC), also referred to as MAC instructions, utilize a simplified set of Addressing modes to allow the user to effectively manipulate the data pointers through register indirect tables.

The two source operand pre-fetch registers must be a member of the set {W8, W9, W10, W11}. For data reads, W8 and W9 will always be directed to the X RAGU and W10 and W11 will always be directed to the Y AGU. The effective addresses generated (before and after modification) must, therefore, be valid addresses within X data space for W8 and W9 and Y data space for W10 and W11.

Note: Register Indirect with Register Offset Addressing is only available for W9 (in X space) and W11 (in Y space).

In summary, the following Addressing modes are supported by the \mathtt{MAC} class of instructions:

- Register Indirect
- · Register Indirect Post-modified by 2
- · Register Indirect Post-modified by 4
- · Register Indirect Post-modified by 6
- · Register Indirect with Register Offset (Indexed)

4.2.5 OTHER INSTRUCTIONS

Besides the various Addressing modes outlined above, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD Acc, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

4.3 Instruction Stalls

4.3.1 INTRODUCTION

In order to maximize data space, EA calculation and operand fetch time, the X data space read and write accesses are partially pipelined. The latter half of the read phase overlaps the first half of the write phase of an instruction, as shown in Section 2.

Address register data dependencies, also known as 'Read After Write' (RAW) dependencies, may therefore arise between successive read and write operations using common registers. They occur across instruction boundaries and are detected by the hardware.

An example of a RAW dependency is a write operation (in the current instruction) that modifies W5, followed by a read operation (in the next instruction) that uses W5 as a source address pointer. W5 will not be valid for the read operation until the earlier write completes. This problem is resolved by stalling the instruction execution for one instruction cycle, thereby allowing the write to complete before the next read is started.

4.3.2 RAW DEPENDENCY DETECTION

During the instruction pre-decode, the core determines if any address register dependency is imminent across an instruction boundary. The stall detection logic compares the W register (if any) used for the destination EA of the instruction currently being executed, with the W register to be used by the source EA (if any) of the prefetched instruction. As the W registers are also memory mapped, the stall detection logic also derives an SFR address from the W register being used by the destination EA, and determines whether this address is being issued during the write phase of the instruction currently being executed.

When it observes a match between the destination and source registers, a set of rules are applied to decide whether or not to stall the instruction by one cycle. Table 4-2 lists out the various RAW conditions which cause an instruction execution stall.

TABLE 4-2: RAW DEPENDENCY RULES (DETECTION BY HARDWARE)

Destination Addressing Mode Using Wn	Source Addressing Mode Using Wn	Status	Examples (Wn = W2)
Direct	Direct	No Stall	ADD.w W0, W1, W2 MOV.w W2, W3
Direct	Indirect	Stall	ADD.w W0, W1, W2 MOV.w [W2], W3
Direct	Indirect with Pre- or Post-Modification	Stall	ADD.w W0, W1, W2 MOV.w [W2++], W3
Indirect	Direct	No Stall	ADD.w W0, W1, [W2] MOV.w W2, W3
Indirect	Indirect	No Stall	ADD.w W0, W1, [W2] MOV.w [W2], W3
Indirect	Indirect	Stall	ADD.w W0, W1, [W2]; W2=0x0004 (mapped W2) MOV.w [W2], W3; (i.e., if W2 = addr. of W2)
Indirect	Indirect with Pre- or Post-Modification	No Stall	ADD.w W0, W1, [W2] MOV.w [W2++], W3
Indirect	Indirect with Pre- or Post-Modification	Stall	ADD.w W0, W1, [W2]; W2=0x0004 (mapped W2) MOV.w [W2++], W3; (i.e., if W2 = addr. of W2)
Indirect with Pre- or Post-Modification	Direct	No Stall	ADD.w W0, W1, [W2++] MOV.w W2, W3
Indirect with Pre- or Post-Modification	Indirect	Stall	ADD.w W0, W1, [W2++] MOV.w [W2], W3
Indirect with Pre- or Post-Modification	Indirect with Pre- or Post-Modification	Stall	ADD.w W0, W1, [W2++] MOV.w [W2++], W3

4.4 Modulo Addressing

Modulo addressing is a method of providing an automated means to support circular data buffers using hardware. The objective is to remove the need for software to perform data address boundary checks when executing tightly looped code, as is typical in many DSP algorithms.

Modulo addressing can operate in either data or program space (since the data pointer mechanism is essentially the same for both). One circular buffer can be supported in each of the X (which also provides the pointers into Program space) and Y data spaces. Modulo addressing can operate on any W register pointer. However, it is not advisable to use W14 or W15 for Modulo addressing, since these two registers are used as the Stack Frame Pointer and Stack Pointer, respectively.

In general, any particular circular buffer can only be configured to operate in one direction, as there are certain restrictions on the buffer start address (for incrementing buffers) or end address (for decrementing buffers) based upon the direction of the buffer.

The only exception to the usage restrictions is for buffers which have a power-of-2 length. As these buffers satisfy the start and end address criteria, they may operate in a Bi-Directional mode, (i.e., address boundary checks will be performed on both the lower and upper address boundaries).

4.4.1 START AND END ADDRESS

The Modulo addressing scheme requires that a starting and an end address be specified and loaded into the 16-bit modulo buffer address registers: XMODSRT, XMODEND, YMODSRT, YMODEND (see Table 3-3).

Note: The start and end addresses are the first and last byte addresses of the buffer (irrespective of whether it is a word or byte buffer, or an increasing or decreasing buffer). Moreover, the start address must be even and the end address must be odd (for both word and byte buffers).

If the length of an incrementing buffer is greater than $M=2^{N-1}$, but not greater than $M=2^N$ bytes, then the last 'N' bits of the data buffer start address must be zeros. There are no such restrictions on the end address of an incrementing buffer. For example, if the buffer size (modulus value) is chosen to be 100 bytes (0x64), then the buffer start address for an incrementing buffer must contain 7 Least Significant zeros. Valid start addresses may, therefore, be 0xXX00 and 0xXX80, where 'X' is any hexadecimal value. Adding the buffer length to this value and subtracting 1 will give the end address to be written into X/YMODEND.

For example, if the start address was chosen to be 0x2000, then the X/YMODEND would be set to (0x2000 + 0x0064 - 1) = 0x2063.

Note:

'Start address' refers to the smallest address boundary of the circular buffer. The first access of the buffer may be at any address within the modulus range (see Section 4.4.4).

In the case of a decrementing buffer, the last 'N' bits of the data buffer end address must be ones. There are no such restrictions on the start address of a decrementing buffer. For example, if the buffer size (modulus value) is chosen to be 100 bytes (0×64) , then the buffer end address for a decrementing buffer must contain 7 Least Significant ones. Valid end addresses may, therefore, be $0 \times XXXFF$ and $0 \times XXXFF$, where 'X' is any hexadecimal value. Subtracting the buffer length from this value and adding 1 will give the start address to be written into X/YMODSRT. For example, if the end address was chosen to be $0 \times 207F$, then the start address would be $(0 \times 207F - 0 \times 0064 + 1) = 0 \times 201C$, which is the first physical address of the buffer.

Note: Y-space modulo addressing EA calculations assume word-sized data (LS bit of every EA is always clear).

The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).

A write operation to the MODCON register should not be immediately followed by an indirect read operation using any W register.

- Note 1: Using a POP instruction to pop the contents of the top-of-stack (TOS) location into MODCON, also constitutes a write to MODCON. Therefore, the instruction immediately following such a POP cannot be any instruction performing an indirect read operation.
 - 2: It should be noted that some instructions perform an indirect read operation implicitly. These are: POP, RETURN, RETFIE, RETLW and ULNK.

4.4.2 W ADDRESS REGISTER SELECTION


The Modulo and Bit-Reversed Addressing Control register MODCON<15:0> contains enable flags as well as a W register field to specify the W address registers. The XWM and YWM fields select which registers will operate with modulo addressing. If XWM = 15, X RAGU and X WAGU modulo addressing are disabled. Similarly, if YWM = 15, Y AGU modulo addressing is disabled.

Note: The XMODSRT and XMODEND registers, and the XWM register selection, are shared between X RAGU and X WAGU.

The X Address Space Pointer W register (XWM) to which modulo addressing is to be applied, is stored in MODCON<3:0> (see Table 3-3). Modulo addressing is enabled for X data space when XWM is set to any value other than 15 and the XMODEN bit is set at MODCON<15>.

The Y Address Space Pointer W register (YWM) to which modulo addressing is to be applied, is stored in MODCON<7:4>. Modulo addressing is enabled for Y data space when YWM is set to any value other than 15 and the YMODEN bit is set at MODCON<14>.

FIGURE 4-1: INCREMENTING BUFFER MODULO ADDRESSING OPERATION EXAMPLE






FIGURE 4-2: DECREMENTING BUFFER MODULO ADDRESSING OPERATION EXAMPLE

4.4.3 MODULO ADDRESSING APPLICABILITY

Modulo addressing can be applied to the effective address (EA) calculation associated with any W register. It is important to realize that the address boundaries check for addresses less than or greater than the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes may, therefore, jump over boundaries and still be adjusted correctly (see Section 4.4.4 for restrictions).

Note:

The modulo corrected effective address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the Effective Address. When an address offset (e.g., [W7+W2]) is used, modulo address correction is performed, but the contents of the register remains unchanged.

4.4.4 MODULO ADDRESSING RESTRICTIONS

For an incrementing buffer the circular buffer start address (lower boundary) is arbitrary, but must be at a 'zero' power-of-two boundary (see Section 4.4.1). For a decrementing buffer, the circular buffer end address is arbitrary, but must be at a 'ones' boundary.

There are no restrictions regarding how much an EA calculation can exceed the address boundary being checked and still be successfully corrected.

Once configured, the direction of successive addresses into a buffer should not be changed. Although all EAs will continue to be generated correctly irrespective of offset sign, only one address boundary is checked for each type of buffer. Thus, if a buffer is set up to be an incrementing buffer by choosing an appropriate starting address, then correction of the effective address will be performed by the AGU at the upper address boundary, but no address correction will occur if the EA crosses the lower address boundary. Similarly, for a decrementing boundary, address correction will be performed by the AGU at the lower address boundary, but no address correction will take place if the EA crosses the upper address boundary. The circular buffer pointer may be freely modified in both directions without a possibility of out-of-range address access only when the start address satisfies the condition for an incrementing buffer (last 'N' bits are zeroes) and the end address satisfies the condition for a decrementing buffer (last 'N' bits are ones). Thus, the modulo addressing capability is truly bi-directional only for modulo-2 length buffers.

4.5 Bit-Reversed Addressing

Bit-Reversed addressing is intended to simplify data reordering for radix-2 FFT algorithms. It is supported by the X WAGU only (i.e., for data writes only).

The modifier, which may be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

4.5.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed addressing is enabled when:

 BWM (W register selection) in the MODCON register is any value other than 15 (the stack can not be accessed using bit-reversed addressing) and

- 2. the BREN bit is set in the XBREV register and
- 3. the Addressing mode used is Register Indirect with Pre-Increment or Post-Increment.

If the length of a bit-reversed buffer is $M = 2^N$ bytes, then the last 'N' bits of the data buffer start address must be zeros.

XB<14:0> is the bit-reversed address modifier or 'pivot point' which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.


Note: All Bit-Reversed EA calculations assume word sized data (LS bit of every EA is always clear). The XB value is scaled accordingly to generate compatible (byte) addresses.

When enabled, bit-reversed addressing will only be executed for register indirect with pre-increment or post-increment addressing and word sized data writes. It will not function for any other addressing mode or for byte-sized data, and normal addresses will be generated instead. When bit-reversed addressing is active, the W address pointer will always be added to the address modifier (XB) and the offset associated with the register Indirect Addressing mode will be ignored. In addition, as word sized data is a requirement, the LS bit of the EA is ignored (and always clear).

Note: Modulo addressing and bit-reversed addressing should not be enabled together. In the event that the user attempts to do this, bit reversed addressing will assume priority when active for the X WAGU, and X WAGU modulo addressing will be disabled. However, modulo addressing will continue to function in the X RAGU.

If bit-reversed addressing has already been enabled by setting the BREN (XBREV<15>) bit, then a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the bit-reversed pointer.

FIGURE 4-3: BIT-REVERSED ADDRESS EXAMPLE



dsPIC30F

TABLE 4-3: BIT-REVERSED ADDRESS SEQUENCE (16-ENTRY)

			ormal ddress					-Reverse Address	ed
A3	A2	A1	A0	Decimal	A3	A2	A 1	A0	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	0	0	0	8
0	0	1	0	2	0	1	0	0	4
0	0	1	1	3	1	1	0	0	12
0	1	0	0	4	0	0	1	0	2
0	1	0	1	5	1	0	1	0	10
0	1	1	0	6	0	1	1	0	6
0	1	1	1	7	1	1	1	0	14
1	0	0	0	8	0	0	0	1	1
1	0	0	1	9	1	0	0	1	9
1	0	1	0	10	0	1	0	1	5
1	0	1	1	11	1	1	0	1	13
1	1	0	0	12	0	0	1	1	3
1	1	0	1	13	1	0	1	1	11
1	1	1	0	14	0	1	1	1	7
1	1	1	1	15	1	1	1	1	15

TABLE 4-4: BIT-REVERSED ADDRESS MODIFIER VALUES

Buffer Size (Words)	XB<14:0> Bit-Reversed Address Modifier Value
32768	0x4000
16384	0x2000
8192	0x1000
4096	0x0800
2048	0x0400
1024	0x0200
512	0x0100
256	0800x0
128	0x0040
64	0x0020
32	0x0010
16	8000x0
8	0x0004
4	0x0002
2	0x0001

5.0 INTERRUPTS

The dsPIC30F Motor Control and Power Conversion Family has up to 44 interrupt sources and 4 processor exceptions (traps), which must be arbitrated based on a priority scheme.

The CPU is responsible for reading the Interrupt Vector Table (IVT) and transferring the address contained in the interrupt vector to the program counter. The interrupt vector is transferred from the program data bus into the program counter, via a 24-bit wide multiplexer on the input of the program counter.

The Interrupt Vector Table (IVT) and Alternate Interrupt Vector Table (AIVT) are placed near the beginning of program memory (0x000004). The IVT and AIVT are shown in Figure 5-2.

The interrupt controller is responsible for preprocessing the interrupts and processor exceptions, prior to their being presented to the processor core. The peripheral interrupts and traps are enabled, prioritized and controlled using centralized special function registers:

- IFS0<15:0>, IFS1<15:0>, IFS2<15:0>
 All interrupt request flags are maintained in these three registers. The flags are set by their respective peripherals or external signals, and they are cleared via software.
- IEC0<15:0>, IEC1<15:0>, IEC2<15:0>
 All interrupt enable control bits are maintained in these three registers. These control bits are used to individually enable interrupts from the peripherals or external signals.
- IPC0<15:0>... IPC11<7:0>
 The user assignable priority level associated with each of these 44 interrupts is held centrally in these twelve registers.
- IPL<3:0> The current CPU priority level is explicitly stored in the IPL bits. IPL<3> is present in the CORCON register, whereas IPL<2:0> are present in the status register (SR) in the processor core.
- INTCON1<15:0>, INTCON2<15:0>
 Global interrupt control functions are derived from
 these two registers. INTCON1 contains the con trol and status flags for the processor exceptions.
 The INTCON2 register controls the external inter rupt request signal behavior and the use of the
 alternate vector table.

Note:

Interrupt flag bits get set when an interrupt condition occurs, regardless of the state of its corresponding enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

All interrupt sources can be user assigned to one of 7 priority levels, 1 through 7, via the IPCx registers. Each interrupt source is associated with an interrupt vector, as shown in Figure 5-2. Levels 7 and 1 represent the highest and lowest maskable priorities, respectively.

Note:

Assigning a priority level of 0 to an interrupt source is equivalent to disabling that interrupt.

If the NSTDIS bit (INTCON1<15>) is set, nesting of interrupts is prevented. Thus, if an interrupt is currently being serviced, processing of a new interrupt is prevented, even if the new interrupt is of higher priority than the one currently being serviced.

Note:

The IPL bits become read-only whenever the NSTDIS bit has been set to '1'.

Certain interrupts have specialized control bits for features like edge or level triggered interrupts, interrupton-change, etc. Control of these features remains within the peripheral module which generates the interrupt.

The DISI instruction can be used to disable the processing of interrupts of priorities 6 and lower for a certain number of instructions, during which the DISI bit (INTCON2<14>) remains set.

When an interrupt is serviced, the PC is loaded with the address stored in the vector location in Program Memory that corresponds to the interrupt. There are 63 different vectors within the IVT (refer to Figure 5-2). These vectors are contained in locations 0x000004 through 0x0000FE of program memory (refer to Figure 5-2). These locations contain 24-bit addresses, and in order to preserve robustness, an address error trap will take place should the PC attempt to fetch any of these words during normal execution. This prevents execution of random data as a result of accidentally decrementing a PC into vector space, accidentally mapping a data space address into vector space, or the PC rolling over to 0x000000 after reaching the end of implemented program memory space. Execution of a GOTO instruction to this vector space will also generate an address error trap.

5.1 Interrupt Priority

The user assignable Interrupt Priority (IP<2:0>) bits for each individual interrupt source are located in the LS 3-bits of each nibble, within the IPCx register(s). Bit 3 of each nibble is not used and is read as a '0'. These bits define the priority level assigned to a particular interrupt by the user.

Note:	The user selectable priority levels start at
	0, as the lowest priority, and level 7, as the
	highest priority.

Since more than one interrupt request source may be assigned to a specific user specified priority level, a means is provided to assign priority within a given level. This method is called "Natural Order Priority".

Table 5-1 lists the interrupt numbers and interrupt sources for the dsPIC devices and their associated vector numbers.

- Note 1: The natural order priority scheme has 0 as the highest priority and 53 as the lowest priority.
 - **2:** The natural order priority number is the same as the INT number.

The ability for the user to assign every interrupt to one of seven priority levels implies that the user can assign a very high overall priority level to an interrupt with a low natural order priority. For example, the PLVD (Low Voltage Detect) can be given a priority of 7. The INTO (external interrupt 0) may be assigned to priority level 1, thus giving it a very low effective priority.

TABLE 5-1: NATURAL ORDER PRIORITY

INT Number	Vector Numbe	Interrupt Source
	r	
		ler Priority
0	8	INT0 - External Interrupt 0
1	9	IC1 - Input Capture 1
2	10	OC1 - Output Compare 1
3	11	T1 - Timer 1
4	12	IC2 - Input Capture 2
5	13	OC2 - Output Compare 2
6	14	T2 - Timer 2
7	15	T3 - Timer 3
8	16	SPI1
9	17	U1RX - UART1 Receiver
10	18	U1TX - UART1 Transmitter
11	19	ADC - ADC Convert Done
12	20	NVM - NVM Write Complete
13	21	SI2C - I ² C Slave Interrupt
14	22	MI2C - I ² C Master Interrupt
15	23	Input Change Interrupt
16	24	INT1 - External Interrupt 1
17	25	IC7 - Input Capture 7
18	26	IC8 - Input Capture 8
19	27	OC3 - Output Compare 3
20	28	OC4 - Output Compare 4
21	29	T4 - Timer 4
22	30	T5 - Timer 5
23	31	INT2 - External Interrupt 2
24	32	U2RX - UART2 Receiver
25	33	U2TX - UART2 Transmitter
26	34	SPI2
27	35	C1 - Combined IRQ for CAN1
28	36	IC3 - Input Capture 3
29	37	IC4 - Input Capture 4
30	38	IC5 - Input Capture 5
31	39	IC6 - Input Capture 6
32	40	OC5 - Output Compare 5
33	41	OC6 - Output Compare 6
34	42	OC7 - Output Compare 7
35	43	OC8 - Output Compare 8
36	44	INT3 - External Interrupt 3
37	45	·
38		INT4 - External Interrupt 4 C2 - Combined IRQ for CAN2
	46	
39	47	PWM - PWM Period Match
40	48	QEI - QEI Interrupt
41	49	Reserved
42	50	LVD - Low Voltage Detect
43	51	FLTA - PWM Fault A
44	52	FLTB - PWM Fault B
45-53	53-61	Reserved
Lowest N	atural Ord	er Priority

5.2 Reset Sequence

A Reset is not a true exception, because the interrupt controller is not involved in the Reset process. The processor initializes its registers in response to a Reset, which forces the PC to zero. The processor then begins program execution at location $0 \! \times \! 0000000$. A GOTO instruction is stored in the first program memory location, immediately followed by the address target for the GOTO instruction. The processor executes the GOTO to the specified address and then begins operation at the specified target (start) address.

5.2.1 RESET SOURCES

In addition to External Reset and Power-on Reset (POR), there are 6 sources of error conditions which 'trap' to the Reset vector.

- Watchdog Time-out:
 The watchdog has timed out, indicating that the processor is no longer executing the correct flow of code.
- Uninitialized W Register Trap:
 An attempt to use an uninitialized W register as an address pointer will cause a Reset.
- Illegal Instruction Trap:
 Attempted execution of any unused opcodes will result in an illegal instruction trap. Note that a fetch of an illegal instruction does not result in an illegal instruction trap if that instruction is flushed prior to execution due to a flow change.
- Brown-out Reset (BOR):
 A momentary dip in the power supply to the device has been detected, which may result in malfunction.
- Trap Lockout:
 Occurrence of multiple Trap conditions simultaneously will cause a Reset.

5.3 Traps

Traps can be considered as non-maskable, non-stable interrupts, which adhere to a predefined priority as shown in Figure 5-2. They are intended to provide the user a means to correct erroneous operation during debug and when operating within the application.

Note:

If the user does not intend to take corrective action in the event of a trap error condition, these vectors must be loaded with the address of a default handler that simply contains the RESET instruction. If, on the other hand, one of the vectors containing an invalid address is called, an address error trap is generated.

Note that many of these trap conditions can only be detected when they occur. Consequently, the questionable instruction is allowed to complete prior to trap exception processing. If the user chooses to recover from the error, the result of the erroneous action that caused the trap may have to be corrected.

There are 8 fixed priority levels for traps: Level 8 through Level 15, which implies that the IPL3 is always set during processing of a trap.

If the user is not currently executing a trap, and he sets the IPL<3:0> bits to a value of '0111' (Level 7), then all interrupts are disabled, but traps can still be processed.

5.3.1 TRAP SOURCES

The following traps are provided with increasing priority. However, since all traps can be nested, priority has little effect.

Math Error Trap:

The Math Error trap executes under the following three circumstances:

- Should an attempt be made to divide by zero, the divide operation will be aborted on a cycle boundary and the trap taken.
- If enabled, a Math Error trap will be taken when an arithmetic operation on either accumulator A or B causes an overflow from bit 31 and the accumulator guard bits are not utilized.
- If enabled, a Math Error trap will be taken when an arithmetic operation on either accumulator A or B causes a catastrophic overflow from bit 39 and all saturation is disabled.
- 4. If the shift amount specified in a shift instruction is greater than the maximum allowed shift amount, a trap will occur.

Address Error Trap:

This trap is initiated when any of the following circumstances occurs:

- 1. A misaligned data word access is attempted.
- 2. A data fetch from our unimplemented data memory location is attempted.
- 3. A data access of an unimplemented program memory location is attempted.
- 4. An instruction fetch from vector space is attempted.

Note: In the MAC class of instructions, wherein the data space is split into X and Y data space, unimplemented X space includes all of Y space, and unimplemented Y space includes all of X space.

dsPIC30F

- Execution of a "BRA #literal" instruction or a "GOTO #literal" instruction, where literal is an unimplemented program memory address.
- Executing instructions after modifying the PC to point to unimplemented program memory addresses. The PC may be modified by loading a value into the stack and executing a RETURN instruction.
- Stack Error Trap: This trap is initiated under the following conditions:
- The stack pointer is loaded with a value which is greater than the (user programmable) limit value written into the SPLIM register (stack overflow).
- 2. The stack pointer is loaded with a value which is less than 0x0800 (simple stack underflow).
- Oscillator Fail Trap:
 This trap is initiated if the external oscillator fails and operation becomes reliant on an internal RC backup.

5.3.2 HARD AND SOFT TRAPS

It is possible that multiple traps can become active within the same cycle (e.g., a misaligned word stack write to an overflowed address). In such a case, the fixed priority shown in Figure 5-2 is implemented, which may require the user to check if other traps are pending, in order to completely correct the fault.

'Soft' traps include exceptions of priority level 8 through level 11, inclusive. The arithmetic error trap (level 11) falls into this category of traps. Soft traps can be treated like non-maskable sources of interrupt that adhere to the priority assigned by their position in the IVT. Soft traps are processed like interrupts and require 2 cycles to be sampled and acknowledged prior to exception processing. Therefore, additional instructions may be executed before a soft trap is acknowledged.

'Hard' traps include exceptions of priority level 12 through level 15, inclusive. The address error (level 12), stack error (level 13) and oscillator error (level 14) traps fall into this category.

Like soft traps, hard traps can also be viewed as nonmaskable sources of interrupt. The difference between hard traps and soft traps is that hard traps force the CPU to stop code execution after the instruction causing the trap has completed. Normal program execution flow will not resume until after the trap has been acknowledged and processed.

If a higher priority trap occurs while any lower priority trap is in progress, processing of the lower priority trap will be suspended and the higher priority trap will be acknowledged and processed. The lower priority trap will remain pending until processing of the higher priority trap completes.

Each hard trap that occurs must be acknowledged before code execution of any type may continue. If a lower priority hard trap occurs while a higher priority trap is pending, acknowledged, or is being processed, a hard trap conflict will occur. The conflict occurs because the lower priority trap cannot be acknowledged until processing for the higher priority trap completes.

The device is automatically Reset in a hard trap conflict condition. The TRAPR status bit (RCON<15>) is set when the Reset occurs, so that the condition may be detected in software.

In the case of a Math Error Trap or Oscillator Failure Trap, the condition that causes the trap to occur must be removed before the respective trap flag bit in the INTCON1 register may be cleared.


5.4 Interrupt Sequence

All interrupt event flags are sampled in the beginning of each instruction cycle by the IFSx registers. A pending interrupt request (IRQ) is indicated by the flag bit being equal to a '1' in an IFSx register. The IRQ will cause an interrupt to occur if the corresponding bit in the interrupt enable (IECx) register is set. For the remainder of the instruction cycle, the priorities of all pending interrupt requests are evaluated.

If there is a pending IRQ with a priority level greater than the current processor priority level in the IPL bits, the processor will be interrupted.

The processor then stacks the current program counter and the low byte of the processor status register (SRL), as shown in Figure 5-1. The low byte of the status register contains the processor priority level at the time, prior to the beginning of the interrupt cycle. The processor then loads the priority level for this interrupt into the status register. This action will disable all lower priority interrupts until the completion of the Interrupt Service Routine.


FIGURE 5-1: INTERRUPT STACK FRAME



- Note 1: The user can always lower the priority level by writing a new value into SR. The Interrupt Service Routine must clear the interrupt flag bits in the IFSx register before lowering the processor interrupt priority, in order to avoid recursive interrupts.
 - 2: The IPL3 bit (CORCON<3>) is always clear when interrupts are being processed. It is set only during execution of traps.

The RETFIE (Return from Interrupt) instruction will unstack the program counter and status registers to return the processor to its state prior to the interrupt sequence.

FIGURE 5-2: EXCEPTION VECTORS



5.5 Alternate Vector Table

In Program Memory, the Interrupt Vector Table (IVT) is followed by the Alternate Interrupt Vector Table (AIVT), as shown in Figure 5-2. Access to the Alternate Vector Table is provided by the ALTIVT bit in the INTCON2 register. If the ALTIVT bit is set, all interrupt and exception processes will use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors. The AIVT supports emulation and debugging efforts by providing a means to switch between an application and a support environment, without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time.

If the AIVT is not required, the program memory allocated to the AIVT may be used for other purposes. AIVT is not a protected section and may be freely programmed by the user.

5.6 Fast Context Saving

A context saving option is available using shadow registers. Shadow registers are provided for the DC, N, OV, Z and C bits in SR, and the registers W0 through W3. The shadows are only one level deep. The shadow registers are accessible using the ${\tt PUSH.S}$ and ${\tt POP.S}$ instructions only.

When the processor vectors to an interrupt, the PUSH.S instruction can be used to store the current value of the aforementioned registers into their respective shadow registers.

If an ISR of a certain priority uses the PUSH.S and POP.S instructions for fast context saving, then a higher priority ISR should not include the same instructions. Users must save the key registers in software during a lower priority interrupt, if the higher priority ISR uses fast context saving.

5.7 External Interrupt Requests

The interrupt controller supports up to five external interrupt request signals, INT0-INT4. These inputs are edge sensitive; they require a low-to-high or a high-to-low transition to generate an interrupt request. The INTCON2 register has five bits, INT0EP-INT4EP, that select the polarity of the edge detection circuitry.

5.8 Wake-up from Sleep and Idle

The interrupt controller may be used to wake up the processor from either Sleep or Idle modes, if Sleep or Idle mode is active when the interrupt is generated.

If an enabled interrupt request of sufficient priority is received by the interrupt controller, then the standard interrupt request is presented to the processor. At the same time, the processor will wake-up from Sleep or Idle and begin execution of the Interrupt Service Routine (ISR) needed to process the interrupt request.

MAP
GISTER
ER RE(
ITROLLI
L CON
ERRUP
¥
BLE 5-2 :
AB

	i			•		!													
SFR Name	ADR	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State	
INTCON1	0800	NSTDIS	1	1	1	1	OVATE	OVBTE	COVTE	1	1		MATHERR	ADDRERR	STKERR	OSCFAIL	1	0000 0000 0000 0000	0000
INTCON2	0082	ALTIVT	I	I	1	1	I	-	1	1	1	1	INT4EP	INT3EP	INT2EP	INT1EP	INTOEP	0000 0000 0000 0000	0000
IFS0	0084	CNIF	MI2CIF	SI2CIF	NVMIF	ADIF	U1TXIF	U1RXIF	SPI1IF	T3IF	T2IF	OC2IF	IC2IF	T1IF	OC11F	IC1IF	INTOIF	0000 0000 0000 0000	0000
IFS1	9800	ICGIF	IC5IF	IC4IF	IC3IF	C11F	SPI2IF	U2TXIF	U2RXIF	INT2IF	TSIF	T4IF	OC4IF	OC3IF	IC8IF	IC7IF	INT11F	0000 0000 0000 0000	0000
IFS2	8800	I	I	I	FLTBIF	FLTAIF	LVDIF	I	QEIIF	PWMIF	C2IF	INT4IF	INT3IF	OC8IF	OC71F	OCGIF	OC5IF	0000 0000 0000 0000	0000
IEC0	008C	CNIE	MI2CIE	SIZCIE	NVMIE	ADIE	U1TXIE	U1RXIE	SPI1IE	T3IE	T2IE	OC2IE	IC2IE	T11E	OC1IE	IC1IE	INTOIE	0000 0000 0000 0000	0000
IEC1	008E	ICGIE	IC5IE	IC4IE	IC3IE	C1IE	SPIZIE	U2TXIE	U2RXIE INT2IE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	IC8IE	IC7IE	INT11E	0000 0000 0000 0000	0000
IEC2	0600	1	I	1	FLTBIE	FLTAIE	LVDIE	1	QEIIE	PWMIE	C2IE	INT4IE	INT3IE	OC8IE	OC7IE	OCGIE	OCSIE	0000 0000 0000 0000	0000
IPC0	0094	1	-	T11P<2:0>		1	0	OC1IP<2:0>		1		IC1IP<2:0>	< <u>C</u>	I	∠	NT0IP<2:0>		0100 0100 0100 0100	0100
IPC1	9600	I		T31P<2:0>		1		T2IP<2:0>		1		OC2IP<2:0>	<0	1	=	IC2IP<2:0>		0100 0100 0100 0100	0100
IPC2	8600	I	A	ADIP<2:0>		1	'n	U1TXIP<2:0>	٨	1	٥	U1RXIP<2:0>	<0:	I	S	SP11IP<2:0>		0100 0100 0100 0100	0100
IPC3	A600	1	S	CNIP<2:0>		1	M	MI2CIP<2:0>	٨	1	3)	S12CIP<2:0>	<0:	_	Z	NVMIP<2:0>		0100 0100 0100 0100	0100
IPC4	O600	1	Ő	OC3IP<2:0>	^	1	וו	IC8IP<2:0>		I		IC7IP<2:0>	<c< td=""><td>_</td><td>II</td><td>INT1IP<2:0></td><td></td><td>0100 0100 0100 0100</td><td>0100</td></c<>	_	II	INT1IP<2:0>		0100 0100 0100 0100	0100
IPC5	3600	I	N	INT2IP<2:0>	^	1	•	T5IP<2:0>		1		T4IP<2:0>	<(_	0	OC4IP<2:0>		0100 0100 0100 0100	0100
IPC6	00A0	ı	5	C1IP<2:0>		1	S	SPI2IP<2:0>	^	1	٦	J2TXIP<2:0>	<0:	_	Ü	U2RXIP<2:0>		0100 0100 0100 0100	0100
IPC7	00A2	I	וכ	IC6IP<2:0>		1	1	IC5IP<2:0>		1		IC4IP<2:0>	<c< td=""><td>_</td><td>וו</td><td>IC3IP<2:0></td><td></td><td>0100 0100 0100 0100</td><td>0100</td></c<>	_	וו	IC3IP<2:0>		0100 0100 0100 0100	0100
IPC8	00A4	1	Õ	OC8IP<2:0>	^	1	0	OC7IP<2:0>	^	1)	OC6IP<2:0>	<0	1	0	OC5IP<2:0>		0100 0100 0100 0100	0100
IPC9	00A6	I	ΡV	PWMIP<2:0>	^	I)	C2IP<2:0>		I	=	INT411P<2:0>	<0:	1	<u>\</u>	NT3IP<2:0>		0100 0100 0100 0100	0100
IPC10	00A8	I	FL	FLTAIP<2:0>	^	1	า	LVDIP<2:0>		1	1	1	1	_	0	QEIIP<2:0>		0100 0100 0000 0100	0100
IPC11	00AA	I	I	I	I	1	I	-	1	1	1	1	1	_	FL	FLTBIP<2:0>		0000 0000 0000 0100	0100
Legend:	u = uni	u = uninitialized bit	bit																

6.0 FLASH PROGRAM MEMORY

The dsPIC30F family of devices contains internal program Flash memory for executing user code. There are two methods by which the user can program this memory:

- 1. In-Circuit Serial ProgrammingTM (ICSPTM)
- 2. Run Time Self-Programming (RTSP)

6.1 In-Circuit Serial Programming (ICSP)

dsPIC30F devices can be serially programmed while in the end application circuit. This is simply done with two lines for Programming Clock and Programming Data (which are named PGC and PGD respectively), and three other lines for Power (VDD), Ground (Vss) and Master Clear (MCLR). this allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

6.2 Run Time Self-Programming (RTSP)

RTSP is accomplished using ${\tt TBLRD}$ (table read) and ${\tt TBLWT}$ (table write) instructions, and the following control registers:

- NVMCON: Non-Volatile Memory Control Register
- NVMKEY: Non-Volatile Memory Key Register
- NVMADR: Non-Volatile Memory Address Register

With RTSP, the user may erase program memory, 32 instructions (96 bytes) at a time and can write program memory data, 4 instructions (12 bytes) at a time.


6.3 Table Instruction Operation Summary

The TBLRDL and the TBLWTL instructions are used to read or write to bits <15:0> of program memory. TBLRDL and TBLWTL can access program memory in Word or Byte mode.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can access program memory in Word or Byte mode.

A 24-bit program memory address is formed using bits<7:0> of the TBLPAG register and the effective address (EA) from a W register specified in the table instruction, as shown in Figure 6-1.

FIGURE 6-1: ADDRESSING FOR TABLE AND NVM REGISTERS



6.4 RTSP Operation

The dsPIC30F Flash program memory is organized into rows and panels. Each row consists of 32 instructions, or 96 bytes. Each panel consists of 128 rows, or 4K x 24 instructions. RTSP allows the user to erase one row (32 instructions) at a time and to program four instructions at one time. RTSP may be used to program multiple program memory panels, but the table pointer must be changed at each panel boundary.

Each panel of program memory contains write latches that hold four instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the panel write latches. The data to be programmed into the panel is loaded in sequential order into the write latches; instruction 0, instruction 1, etc. The instruction words loaded must always be from a group of four boundary (e.g., loading of instructions 3, 4, 5 and 6 is not allowed).

The basic sequence for RTSP programming is to set up a table pointer, then do a series of TBLWT instructions to load the write latches. Programming is performed by setting the special bits in the NVMCON register. Four TBLWTL and four TBLWTH instructions are required to load the four instructions. To fully program a row of program memory, eight cycles of four TBLWTL and four TBLWTH are required. If multiple panel programming is required, the table pointer needs to be changed and the next set of multiple write latches written.

All of the table write operations are single word writes (2 instruction cycles), because only the table latches are written. A total of 8 programming passes, each writing 4 instruction words, are required per row. A 128 row panel requires 1024 programming cycles.

The Flash Program Memory is readable, writable and erasable during normal operation over the entire VDD range.

6.5 Control Registers

The three SFRs used to read and write the program Flash memory are:

- NVMCON
- NVMADR
- NVMADRU
- NVMKEY

6.5.1 NVMCON REGISTER

The NVMCON register controls which blocks are to be erased, which memory type is to be programmed, and start of the programming cycle.

6.5.2 NVMADR REGISTER

The NVMADR register is used to hold the lower two bytes of the effective address. The NVMADR register captures the EA<15:0> of the last table instruction that has been executed and selects the row to write.

6.5.3 NVMADRU REGISTER

The NVMADRU register is used to hold the upper byte of the effective address. The NVMADRU register captures the EA<23:16> of the last table instruction that has been executed.

6.5.4 NVMKEY REGISTER

NVMKEY is a write-only register that is used for write protection. To start a programming or an erase sequence, the user must consecutively write 0x55 and 0xAA to the NVMKEY register. Refer to Section 6.6 for further details.

6.6 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. A programming operation is nominally 2 msec in duration and the processor stalls (waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

6.6.1 PROGRAMMING ALGORITHM FOR PROGRAM FLASH

The user can erase one row of program Flash memory at a time. The user can program one block (4 instruction words) of Flash memory at a time. The general process is:

- Read one row of program Flash (32 instruction words) and store into data RAM as a data "image".
- Update the data image with the desired new data.
- 3. Erase program Flash row.
 - Setup NVMCON register for multi-word, program Flash, erase, and set WREN bit.
 - b) Write address of row to be erased into NVMADRU/NVMDR.
 - c) Write '55' to NVMKEY.
 - d) Write 'AA' to NVMKEY.
 - e) Set the WR bit. This will begin erase cycle.
 - f) CPU will stall for the duration of the erase cycle.
 - g) The WR bit is cleared when erase cycle ends.
- Write four instruction words of data from data RAM into the program Flash write latches.

- 5. Program 4 instruction words into program Flash.
 - Setup NVMCON register for multi-word, program Flash, program, and set WREN bit.
 - b) Write '55' to NVMKEY.
 - c) Write 'AA' to NVMKEY.
 - d) Set the WR bit. This will begin program cycle.
 - e) CPU will stall for duration of the program cycle.
 - f) The WR bit is cleared by the hardware when program cycle ends.

- Repeat steps (4-5) seven more times to finish programming Flash row.
- 7. Repeat steps 1 through 6 as needed to program desired amount of program Flash memory.

6.6.2 ERASING A ROW OF PROGRAM MEMORY

Example 6-1 shows a code sequence that can be used to erase a row (32 instructions) of program memory.

EXAMPLE 6-1: ERASING A ROW OF PROGRAM MEMORY

```
; Setup NVMCON for erase operation, multi word write
; program memory selected, and writes enabled
       MOV
              #0x4041,W0
       MOV
              W0 NVMCON
                                             ; Init NVMCON SFR
; Init pointer to row to be ERASED
              #tblpage(PROG ADDR),W0
       MOV
       MOV
              WO NVMADRU
                                            ; Initialize PM Page Boundary SFR
              #tbloffset(PROG ADDR),W0
                                            ; Intialize in-page EA[15:0] pointer
              W0, NVMADR
       MOV
                                             ; Intialize NVMADR SFR
       DISI
              #5
                                             ; Block all interrupts with priority <7
                                             ; for next 5 instructions
       MOV
               #0x55,W0
       MOV
              WO NVMKEY
                                             ; Write the 0x55 key
       MOV
               #0xAA,W1
              W1 NVMKEY
                                             ; Write the 0xAA key
       MOV
       BSET
              NVMCON, #WR
                                             ; Start the erase sequence
       NOP
                                             ; Insert two NOPs after the erase
       NOP
                                             ; command is asserted
```

6.6.3 LOADING WRITE LATCHES

Example 6-2 shows a sequence of instructions that can be used to load the 96 bits of write latches. Four TBLWTL and four TBLWTH instructions are needed to load the write latches selected by the table pointer.

EXAMPLE 6-2: LOADING WRITE LATCHES

```
; Set up a pointer to the first program memory location to be written
; program memory selected, and writes enabled
       MOV
            #0x0000,W0
       MOV
              W0 TBLPAG
                                                ; Initialize PM Page Boundary SFR
       MOV
                                                ; An example program memory address
              #0x6000,W0
; Perform the TBLWT instructions to write the latches
; 0th program word
            #LOW WORD 0,W2
       VOM
       MOV
              #HIGH_BYTE_0,W3
                                                ;
       TBLWTL W2 [W0]
                                                ; Write PM low word into program latch
       TBLWTH W3 [W0++]
                                                ; Write PM high byte into program latch
; 1st_program_word
              #LOW_WORD 1,W2
       MOV
       MOV
              #HIGH BYTE 1,W3
       TBLWTL W2 [W0]
                                                ; Write PM low word into program latch
       TBLWTH W3 [W0++]
                                                ; Write PM high byte into program latch
; 2nd program word
       MOV
              #LOW WORD 2,W2
       MOV
            #HIGH BYTE 2,W3
       TBLWTL W2 [W0]
                                                ; Write PM low word into program latch
      TBLWTH W3 [W0++]
                                                ; Write PM high byte into program latch
; 3rd program word
              #LOW WORD 3,W2
       MOV
       MOV
              #HIGH_BYTE_3,W3
       TBLWTL W2 [W0]
                                                ; Write PM low word into program latch
       TBLWTH W3 [W0++]
                                                ; Write PM high byte into program latch
Note: In Example 6-2, the contents of the upper byte of W3 has no effect.
```

6.6.4 INITIATING THE PROGRAMMING SEQUENCE

For protection, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPs.

EXAMPLE 6-3: INITIATING A PROGRAMMING SEQUENCE

```
#5
DISI
                                  ; Block all interrupts with priority <7
                                  ; for next 5 instructions
MOV
       #0x55,W0
       WO NVMKEY
                                  ; Write the 0x55 key
VOM
       #0xAA,W1
MOV
MOV
       W1 NVMKEY
                                  ; Write the 0xAA key
BSET
       NVMCON, #WR
                                  ; Start the erase sequence
NOP
                                   ; Insert two NOPs after the erase
NOP
                                   ; command is asserted
```

TABLE 6-1: NVM REGISTER MAP

File Name	Addr.	Bit 15	Bit 14	Bit 14 Bit 13 Bit 12		Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 11 Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All RESETS
VMCON	0920	WR	WREN	WRERR	I	I	I	I	- TWRI -	I			PR	PROGOP<6:0>	^ 0:			0000 0000 0000 0000
VMADR	0762							2	IVMADE	VMADR<15:0>								nnnn nnnn nnnn nnnn
VMADRU	0764	1	-	_	1	1	1	1	1			_	NVMADF	NVMADR<23:16>				nnnn nnnn 0000 0000
VMKEY	9920	-	_	_	1	I	1	I	1				KEY	KEY<7:0>				0000 0000 0000 0000

Advance Information

7.0 DATA EEPROM MEMORY

The Data EEPROM Memory is readable and writable during normal operation over the entire VDD range. The data EEPROM memory is directly mapped in the program memory address space.

The four SFRs used to read and write the program Flash memory are used to access data EEPROM memory, as well. As described in Section 4.0, these registers are:

- NVMCON
- NVMADR
- NVMADRU
- NVMKEY

The EEPROM data memory allows read and write of single words and 16-word blocks. When interfacing to data memory, NVMADR, in conjunction with the NVMADRU register, is used to address the EEPROM location being accessed. TBLRDL and TBLWTL instructions are used to read and write data EEPROM. The dsPIC30F devices have up to 8 Kbytes (4K words) of data EEPROM, with an address range from 0x7FFF000 to 0x7FFFFE.

A word write operation should be preceded by an erase of the corresponding memory location(s). The write typically requires 2 ms to complete, but the write time will vary with voltage and temperature.

A program or erase operation on the data EEPROM does not stop the instruction flow. The user is responsible for waiting for the appropriate duration of time before initiating another data EEPROM write/erase operation. Attempting to read the data EEPROM while a programming or erase operation is in progress results in unspecified data.

Control bit WR initiates write operations, similar to program Flash writes. This bit cannot be cleared, only set, in software. This bit is cleared in hardware at the completion of the write operation. The inability to clear the WR bit in software prevents the accidental or premature termination of a write operation.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a MCLR Reset, or a WDT Time-out Reset, during normal operation. In these situations, following Reset, the user can check the WRERR bit and rewrite the location. The address register NVMADR remains unchanged.

Note: Interrupt flag bit NVMIF in the IFS0 register is set when write is complete. It must be cleared in software.

7.1 Reading the Data EEPROM

A TBLRD instruction reads a word at the current program word address. This example uses W0 as a pointer to data EEPROM. The result is placed in register W4, as shown in Example 7-1.

EXAMPLE 7-1: DATA EEPROM READ

MOV #LOW_ADDR_WORD,W0 ; Init Pointer
MOV #HIGH_ADDR_WORD,W1
MOV W1,TBLPAG
TBLRDL [W0],W4 ; read data EEPROM

7.2 Erasing Data EEPROM

7.2.1 ERASING A BLOCK OF DATA EEPROM

In order to erase a block of data EEPROM, the NVMADRU and NVMADR registers must initially point to the block of memory to be erased. Configure NVMCON for erasing a block of data EEPROM, and set the ERASE and WREN bits in NVMCON register. Setting the WR bit initiates the erase, as shown in Example 7-2.

EXAMPLE 7-2: DATA EEPROM BLOCK ERASE

```
; Select data EEPROM block, ERASE, WREN bits
   MOV
           #4045,W0
   MOV
           WO NVMCON
                                         ; Initialize NVMCON SFR
; Start erase cycle by setting WR after writing key sequence
   DISI
                                         ; Block all interrupts with priority <7
                                         ; for next 5 instructions
   MOV
           #0x55,W0
   MOV
           WO NVMKEY
                                         ; Write the 0x55 key
   VOM
           #0xAA,W1
                                         ; Write the OxAA key
           W1 NVMKEY
   VOM
   BSET
           NVMCON, #WR
                                         ; Initiate erase sequence
   NOP
   NOP
; Erase cycle will complete in 2mS. CPU is not stalled for the Data Erase Cycle
; User can poll WR bit, use NVMIF or Timer IRQ to determine erasure complete
```

7.2.2 ERASING A WORD OF DATA EEPROM

The TBLPAG and NVMADR registers must point to the block. Select erase a block of data Flash, and set the ERASE and WREN bits in NVMCON register. Setting the WR bit initiates the erase, as shown in Example 7-3.

EXAMPLE 7-3: DATA EEPROM WORD ERASE

```
; Select data EEPROM word, ERASE, WREN bits
   MOV
          #4044,W0
           W0 NVMCON
   MOV
; Start erase cycle by setting WR after writing key sequence
   DISI
          #5
                                         ; Block all interrupts with priority <7
                                         ; for next 5 instructions
   VOM
          #0x55,W0
   MOV
         WO NVMKEY
                                 ; Write the 0x55 key
          #0xAA,W1
   MOV
          W1 NVMKEY
                                ; Write the 0xAA key
   BSET
         NVMCON, #WR
                                 ; Initiate erase sequence
   NOP
    NOP
; Erase cycle will complete in 2mS. CPU is not stalled for the Data Erase Cycle
; User can poll WR bit, use NVMIF or Timer IRQ to determine erasure complete
```

7.3 Writing to the Data EEPROM

To write an EEPROM data location, the following sequence must be followed:

- 1. Erase data EEPROM word.
 - Select word, data EEPROM, erase and set WREN bit in NVMCON register.
 - b) Write address of word to be erased into NVMADRU/NVMADR.
 - c) Enable NVM interrupt (optional).
 - d) Write '55' to NVMKEY.
 - e) Write 'AA' to NVMKEY.
 - f) Set the WR bit. This will begin erase cycle.
 - g) Either poll NVMIF bit or wait for NVMIF interrupt.
 - h) The WR bit is cleared when the erase cycle ends.
- Write data word into data EEPROM write latches.
- 3. Program 1 data word into data EEPROM.
 - Select word, data EEPROM, program, and set WREN bit in NVMCON register.
 - b) Enable NVM write done interrupt (optional).
 - c) Write '55' to NVMKEY.
 - d) Write 'AA' to NVMKEY.
 - e) Set The WR bit. This will begin program cycle.
 - f) Either poll NVMIF bit or wait for NVM interrupt.
 - g) The WR bit is cleared when the write cycle ends.

The write will not initiate if the above sequence is not exactly followed (write 0x55 to NVMKEY, write 0xAA to NVMCON, then set WR bit) for each word. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in NVMCON must be set to enable writes. This mechanism prevents accidental writes to data EEPROM, due to unexpected code execution. The WREN bit should be kept clear at all times, except when updating the EEPROM. The WREN bit is not cleared by hardware.

After a write sequence has been initiated, clearing the WREN bit will not affect the current write cycle. The WR bit will be inhibited from being set unless the WREN bit is set. The WREN bit must be set on a previous instruction. Both WR and WREN cannot be set with the same instruction.

At the completion of the write cycle, the WR bit is cleared in hardware and the Non-Volatile Memory Write Complete Interrupt Flag bit (NVMIF) is set. The user may either enable this interrupt, or poll this bit. NVMIF must be cleared by software.

7.3.1 WRITING A WORD OF DATA EEPROM

Once the user has erased the word to be programmed, then a table write instruction is used to write one write latch, as shown in Example 7-4.

EXAMPLE 7-4: DATA EEPROM WORD WRITE

```
; Point to data memory
   MOV
                   #LOW ADDR WORD, WO
                                                      ; Init pointer
   MOV
                   #HIGH_ADDR_WORD,W1
   MOV
                   W1_TBLPAG
   MOV
                   #LOW(WORD), W2
                                                      ; Get data
   TBLWTL
                  W2 [ W0]
                                                      ; Write data
; The NVMADR captures last table access address
; Select data EEPROM for 1 word op
                   #0x4004,W0
   MOV
   MOV
                   W0 NVMCON
; Operate key to allow write operation
                                          ; Block all interrupts with priority <7
           #5
   DIST
                                          ; for next 5 instructions
                   #0x55,W0
   MOV
                   WO NVMKEY
   MOV
                                                      ; Write the 0x55 key
                   #0xAA,W1
   VOM
                   W1 NVMKEY
   MOV
                                                      ; Write the OxAA key
                   NVMCON, #WR
   BSET
                                                      ; Initiate program sequence
   NOP
   NOP
; Write cycle will complete in 2mS. CPU is not stalled for the Data Write Cycle
; User can poll WR bit, use NVMIF or Timer IRQ to determine write complete
```

7.3.2 WRITING A BLOCK OF DATA EEPROM

To write a block of data EEPROM, write to all sixteen latches first, then set the NVMCON register and program the block.

EXAMPLE 7-5: DATA EEPROM BLOCK WRITE

```
#LOW ADDR WORD, WO ; Init pointer
MOV
           #HIGH ADDR WORD, W1
           W1_TBLPAG
MOV
          #data1,W2
VOM
                             ; Get 1st data
                           ; write data
TBIWTI
          W2 [ W0]++
                            ; Get 2nd data
MOV
          #data2,W2
TBLWTL
          W2.[W0]++
                            ; write data
                            ; Get 3rd data
MOV
          #data3,W2
TBIWTI
         W2 [ W0]++
                            : write data
          #data4,W2
                            ; Get 4th data
        W2 [W0]++
TBLWTL
                            ; write data
MOV
          #data5,W2
                            ; Get 5th data
          W2,[W0]++
                            ; write data
TRIWTI.
                            ; Get 6th data
MOV
          #data6,W2
TBLWTL
          W2 [W0]++
                            ; write data
MOV
          #data7,W2
                            ; Get 7th data
TBLWTL
          W2 [W0]++
                            ; write data
                            ; Get 8th data
          #data8,W2
MOV
          W2.[W0]++
                            ; write data
TBLWTL
MOV
          #data9,W2
                            ; Get 9th data
        W2 [ W0]++
                            ; write data
TBLWTL
          #data10,W2
MOV
                            ; Get 10th data
                            ; write data
          W2,[W0]++
TBLWTL
                            ; Get 11th data
          #data11,W2
MOV
          W2 [ W0]++
TBLWTL
                            ; write data
MOV
          #data12,W2
                            ; Get 12th data
        W2,[W0]++
                            ; write data
TRIWTI.
MOV
         #data13,W2
                            ; Get 13th data
       W2 [ W0]++
                            ; write data
TBLWTL
         #data14,W2
                            ; Get 14th data
TBLWTL
       W2 [W0]++
                            ; write data
          #data15,W2
                            ; Get 15th data
MOV
          W2 [W0]++
                            ; write data
TBLWTL
          #data16,W2
                            ; Get 16th data
                            ; write data. The NVMADR captures last table access address.
          W2,[W0]++
TBLWTL
MOV
           #0x400A,W0
                            ; Select data EEPROM for multi word op
           W0 NVMCON
                            ; Operate Key to allow program operation
MOV
                            ; Block all interrupts with priority <7
DIST
           #5
                            ; for next 5 instructions
MOV
          #0x55,W0
          W0,NVMKEY
MOV
                            ; Write the 0x55 key
           #0xAA,W1
VOM
MOV
           W1 NVMKEY
                             ; Write the 0xAA key
           NVMCON, #WR
BSET
                             ; Start write cycle
NOP
NOP
```

7.4 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

7.5 Protection Against Spurious Write

There are conditions when the device may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built-in. On power-up, the WREN bit is cleared; also, the Power-up Timer prevents EEPROM write.

The write initiate sequence and the WREN bit together, help prevent an accidental write during brown-out, power glitch or software malfunction.

8.0 I/O PORTS

All of the device pins (except VDD, VSS, MCLR, and OSC1/CLKIN) are shared between the peripherals and the parallel I/O ports.

All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

8.1 Parallel I/O (PIO) Ports

When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with the operation of the port pin. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx), read the latch.

Writes to the latch, write the latch (LATx). Reads from the port (PORTx), read the port pins, and writes to the port pins, write the latch (LATx).

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers and the port pin will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs. An example is the INT4 pin.

The format of the registers for PORTA are shown in Table 8-1.

The TRISA (Data Direction Control) register controls the direction of the RA<7:0> pins, as well as the INTx pins and the VREF pins. The LATA register supplies data to the outputs, and is readable/writable. Reading the PORTA register yields the state of the input pins, while writing the PORTA register modifies the contents of the LATA register.

FIGURE 8-1: BLOCK DIAGRAM OF A DEDICATED PORT STRUCTURE


PORTA REGISTER MAP TABLE 8-1:

ן ן	:		(
SFR Name		Bit 15	Bit 14	Bit 13	Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
TRISA	02C0	TRISA 02C0 TRISA15 TRISA14	TRISA14	1	-	1	TRISA10 TRISA9	TRISA9	1	I	1	1	1	1	1	1	1	1100 0110 0000 0000
PORTA	02C2	PORTA 02C2 RA15 RA14	RA14	I	1	1	RA10	RA9	1	I	1	1	1	ı	1	1	1	0000 0000 0000 0000
LATA	02C4	LATA15	ATA 02C4 LATA15 LATA14	ı	1	1	LATA10 LATA9	LATA9	1	I	1	1	1	ı	1	1	1	0000 0000 0000 0000
Legend:	u = uni	Legend: $u = \text{uninitialized bit}$	it															

A parallel I/O (PIO) port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pad cell. Figure 8-2 shows how ports are shared with other peripherals, and the associated I/O cell (pad) to which they are connected. Table 8-2 through Table 8-7 show the formats of the registers for the shared ports, PORTB through PORTG.

Note: The actual bits in use vary between devices.

FIGURE 8-2: BLOCK DIAGRAM OF A SHARED PORT STRUCTURE



8.2 Configuring Analog Port Pins

The use of the ADPCFG and TRIS registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

When reading the PORT register, all pins configured as analog input channel will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins), may cause the input buffer to consume current that exceeds the device specifications.

Δ
⋖
ŝ
_
œ
끧
<u>છ</u>
G
Ш
$\boldsymbol{\alpha}$
m
門
\sim
ក
\sim
_
ä
. !
ω
Ш
پ
ø
⋖
H

ן ן		5		5															
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11	Bit 11	Bit 10	Bit 10 Bit 9 Bit 8	Bit 8	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State	
TRISB	02C6	TRISB15	TRISB14	TRISB13	TRISB 02C6 TRISB15 TRISB14 TRISB13 TRISB12 TRISB1	-	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	TRISB10 TRISB9 TRISB8 TRISB7 TRISB6 TRISB5 TRISB4 TRISB3 TRISB2 TRISB1 TRISB0 1111 1111 1111 1111 1111	111
PORTB	02C8	RB15	RB14	RB13	PORTB 02C8 RB15 RB14 RB13 RB12 RB11	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	RB0 0000 0000 0000 0000	000
LATB	02CB	LATB15	LATB14	LATB13	LATB 02CB LATB15 LATB14 LATB13 LATB12 LATB11	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	LATB10 LATB9 LATB8 LATB7 LATB6 LATB5 LATB4 LATB3 LATB2 LATB1 LATB0 0000 0000 0000 0000	000
Legend:	u = uni	egend: u = uninitialized bit	it																

PORTC REGISTER MAP **TABLE 8-3**:

ן ו					7													
SFR Name	Addr.	Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 1	Bit 14	Bit 13	Bit 12	-	Bit 10	Bit 10 Bit 9 Bit 8		Bit 7	Bit 6 Bit 5	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
TRISC	02CC	02CC TRISC15 TRISC14 TRISC13	TRISC14	TRISC13	1	1	I	1	1	1	1	1	1	TRISC3	ı	TRISC1	Ι	1110 0000 0000 1010
PORTC	02CE	PORTC 02CE RC15 RC14 RC13	RC14	RC13	I	1	1	1	1	ı	ı	I	1	RC3	1	RC1	1	0000 0000 0000 0000
LATC	02D0	02D0 LATC15 LATC14 LATC13	LATC14	LATC13	I	-	1	I	1	1	ı	ı	1	LATC3	Ι	LATC1	1	0000 0000 0000 0000
-00000	14 Cotiloitiaia: 1	tid porilo																

PORTD REGISTER MAP **TABLE 8-4**:

֡֝֝֝֝֟֝֝֡֝֝֟֝֝֡֝֟֝֓֓֓֓֩֟֜֜֝֡֓֓֓֡֩֡֜֜֜֜֓֓֡֡֡֡֜֜֜֡֓֡֓֡֡֡֡֡֡֡֡֡֡֡֡֡	j		֡֝֜֝֝֡֜֝֝֡֝֝֡֓֜֝֝֡֓֜֝֡֓֓֓֓֜֜֜֓֓֓֓֜֜֜֓֓֓֡֓֜֡֡֡֡֡֓֜֜֜֡֡֡֡֡֡֡֓֜֡֓֜															
SFR Name	Addr.	SFR Name Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8 Bit 7 Bit 6 Bit 5	Bit 7	Bit 6	Bit 5	Bit 4 Bit 3 Bit 2	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
TRISD	02D2	TRISD 02D2 TRISD15 TRISD14 TRISD13 TRISD12 TRISD11	TRISD14	TRISD13	TRISD12		TRISD10	TRISD9	TRISD8	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	TRISD10 TRISD9 TRISD8 TRISD7 TRISD6 TRISD5 TRISD4 TRISD3 TRISD2 TRISD1 TRISD1 TRISD0 1111 1111 1111 1111
PORTD	02D4	PORTD 02D4 RD15 RD14 RD13 RD12 RD11	RD14	RD13	RD12	RD11	RD10 RD9	RD9	9 RD8	RD7 RD6		RD5	RD4 RD3	RD3	RD2	ID1	RD0	RD0 0000 0000 0000 0000
LATD	02D6	LATD 02D6 LATD15 LATD14 LATD13 LATD12 LATD11	LATD14	LATD13	LATD12		LATD10	LATD9	LATD8	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	LATD10 LATD9 LATD8 LATD7 LATD6 LATD5 LATD4 LATD3 LATD2 LATD1 LATD0 0000 0000 0000

PORTE REGISTER MAP **TABLE 8-5:**

!)	ļ !	1														
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
TRISE	02D8	I	I	I	I	I	I	TRISE9 1	RISE8	'RISE7	TRISE6	RISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	TRISE4 TRISE3 TRISE2 TRISE1 TRISE0 0000 0011 1111 1111
PORTE	02DA	I	1	1	I	1	Ι	RE9	RE8	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	0000 0000 0000 0000
LATE	02DC	ı	I	I	1	Ι	1	LATE9	LATE8	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2 LATE1	LATE1	LATE0	LATE0 0000 0000 0000 0000

Legend: u = uninitialized bit

PORTF REGISTER MAP TABLE 8-6:

SFR Name		Addr. Bit 15 Bit 14	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10 Bit 9	Bit 9	Bit 8	Bit 7 Bit 6	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
TRISF	02EE	I	1	1	Ι	1	1	1	TRISF8 T	TRISF7	TRISF6	TRISF5	TRISF4	TRISF7 TRISF6 TRISF5 TRISF4 TRISF3 TRISF2 TRISF1	TRISF2	TRISF1	TRISF0	TRISFO 0000 0001 1111 1111
PORTF	0320	-	I	_	-	1	I	1	8-JA	RF7	RF6	RF5	RF4	RF3	RF2	RF1	RF0	0000 0000 0000 0000
LATF	02E2	_	-	_	_	_	1	-	LATF8	LATF7	LATF6	LATF5	LATF4	LATF8 LATF7 LATF6 LATF5 LATF4 LATF3 LATF2 LATF1	LATF2	LATF1	LATF0	LATF0 0000 0000 0000 0000

u = uninitialized bit Legend:

PORTG REGISTER MAP

TABLE 8-7 :	8-7:	POR	PORTG REGISTER MAP	SISTER	MAP													
SFR A	Addr.	Bit 15	Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11	Bit 13	Bit 12		Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1	Bit 1	Bit 0	Reset State
TRISG 02E4	02E4	1	1	I	I	1	1	TRISG9	TRISG9 TRISG8 TRISG7 TRISG6	TRISG7	TRISG6	I	I	TRISG3	TRISG2	TRISG1	TRISG0	TRISG3 TRISG2 TRISG1 TRISG0 0000 0011 1100 1111
PORTG 02E6	02E6	1	ı	I	I	I	1	RG9	RG8	RG7	RG6	I	I	RG3	RG2	RG1	RG0	0000 0000 0000 0000
LATG 02E8	02E8	1	ı	I	I	1	ı	LATG9	LATG9 LATG8 LATG7 LATG6	LATG7	LATG6	I	Ι	LATG3	LATG2	LATG1	LATG0	LATG3 LATG2 LATG1 LATG0 0000 0000 0000
Legend:	u = uni	Legend: u = uninitialized bit	+												1			

8.3 Input Change Notification Module

The Input Change Notification module provides the dsPIC30F devices the ability to generate interrupt requests to the processor in response to a change-of-state on selected input pins. This module is capable of detecting input change-of-states even in Sleep mode, when the clocks are disabled. There are up to 22 external signals (CN0 through CN21) that may be selected (enabled) for generating an interrupt request on a change-of-state.

TABLE 8-8: INPUT CHANGE NOTIFICATION REGISTER MAP (BITS 15-8)

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Reset State
CNEN1	00C0	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	0000 0000 0000 0000
CNEN2	00C2	_	_	_	_	_	_	_	_	0000 0000 0000 0000
CNPU1	00C4	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	0000 0000 0000 0000
CNPU2	00C6	_	_	_	_	_	_	_	_	0000 0000 0000 0000

Legend: u = uninitialized bit

TABLE 8-9: INPUT CHANGE NOTIFICATION REGISTER MAP (BITS 7-0)

SFR Name	Addr.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
CNEN1	00C0	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000 0000 0000 0000
CNEN2	00C2	_	-	CN21IE	CN20IE	CN19IE	CN18IE	CN17IE	CN16IE	0000 0000 0000 0000
CNPU1	00C4	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000 0000 0000 0000
CNPU2	00C6	_	_	CN21PUE	CN20PUE	CN19PUE	CN18PUE	CN17PUE	CN16PUE	0000 0000 0000 0000

Legend: u = uninitialized bit

9.0 TIMER1 MODULE

This section describes the 16-bit General Purpose (GP) Timer1 module and associated operational modes. Figure 9-1 depicts the simplified block diagram of the 16-bit Timer1 Module.

The following sections provide a detailed description, including setup and control registers along with associated block diagrams for the operational modes of the timers.

The Timer1 module is a 16-bit timer which can serve as the time counter for the real-time clock, or operate as a free running interval timer/counter. The 16-bit timer has the following modes:

- 16-bit Timer
- · 16-bit Synchronous Counter
- 16-bit Asynchronous Counter

Further, the following operational characteristics are supported:

- · Timer gate operation
- · Selectable prescaler settings
- Timer operation during CPU Idle and Sleep modes
- Interrupt on 16-bit period register match or falling edge of external gate signal

These operating modes are determined by setting the appropriate bit(s) in the 16-bit SFR, T1CON. Figure 9-1 presents a block diagram of the 16-bit timer module.

16-bit Timer Mode: In the 16-bit Timer mode, the timer increments on every instruction cycle up to a match value, preloaded into the period register PR1, then resets to 0 and continues to count.

When the CPU goes into the Idle mode, the timer will stop incrementing, unless the TSIDL (T1CON<13>) bit = 0. If TSIDL = 1, the timer module logic will resume the incrementing sequence upon termination of the CPU Idle mode.


16-bit Synchronous Counter Mode: In the 16-bit Synchronous Counter mode, the timer increments on the rising edge of the applied external clock signal, which is synchronized with the internal phase clocks. The timer counts up to a match value preloaded in PR1, then resets to 0 and continues.

When the CPU goes into the Idle mode, the timer will stop incrementing, unless the respective TSIDL bit = 0. If TSIDL = 1, the timer module logic will resume the incrementing sequence upon termination of the CPU Idle mode.

16-bit Asynchronous Counter Mode: In the 16-bit Asynchronous Counter mode, the timer increments on every rising edge of the applied external clock signal. The timer counts up to a match value preloaded in PR1, then resets to 0 and continues.

When the timer is configured for the Asynchronous mode of operation and the CPU goes into the Idle mode, the timer will stop incrementing if TSIDL = 1.

FIGURE 9-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM



9.1 Timer Gate Operation

The 16-bit timer can be placed in the Gated Time Accumulation mode. This mode allows the internal Tcy to increment the respective timer when the gate input signal (T1CK pin) is asserted high. Control bit TGATE (T1CON<6>) must be set to enable this mode. The timer must be enabled (TON = 1) and the timer clock source set to internal (TCS = 0).

When the CPU goes into the Idle mode, the timer will stop incrementing, unless TSIDL = 0. If TSIDL = 1, the timer will resume the incrementing sequence upon termination of the CPU Idle mode.

9.2 Timer Prescaler

The input clock (Fosc/4 or external clock) to the 16-bit Timer, has a prescale option of 1:1, 1:8, 1:64, and 1:256 selected by control bits TCKPS<1:0> (T1CON<5:4>). The prescaler counter is cleared when any of the following occurs:

- · a write to the TMR1 register
- clearing of the TON bit (T1CON<15>)
- · device Reset such as POR and BOR

However, if the timer is disabled (TON = 0), then the timer prescaler cannot be reset since the prescaler clock is halted.

TMR1 is not cleared when T1CON is written. It is cleared by writing to the TMR1 register.

9.3 Timer Operation During Sleep Mode

During CPU Sleep mode, the timer will operate if:

- The timer module is enabled (TON = 1) and
- The timer clock source is selected as external (TCS = 1) and
- The TSYNC bit (T1CON<2>) is asserted to a logic 0, which defines the external clock source as asynchronous

When all three conditions are true, the timer will continue to count up to the period register and be reset to 0x0000.

When a match between the timer and the period register occurs, an interrupt can be generated, if the respective timer interrupt enable bit is asserted.

9.4 Timer Interrupt

The 16-bit timer has the ability to generate an interrupt on period match. When the timer count matches the period register, the T1IF bit is asserted and an interrupt will be generated, if enabled. The T1IF bit must be cleared in software. The timer interrupt flag T1IF is located in the IFS0 control register in the Interrupt Controller.

When the Gated Time Accumulation mode is enabled, an interrupt will also be generated on the falling edge of the gate signal (at the end of the accumulation cycle).

Enabling an interrupt is accomplished via the respective timer interrupt enable bit, T1IE. The timer interrupt enable bit is located in the IEC0 control register in the Interrupt Controller.

9.5 Real-Time Clock

Timer1, when operating in Real-Time Clock (RTC) mode, provides time-of-day and event time stamping capabilities. Key operational features of the RTC are:

- · Operation from 32 kHz LP oscillator
- · 8-bit prescaler
- Low power
- · Real-Time Clock Interrupts
- These Operating modes are determined by setting the appropriate bit(s) in the T1CON Control register

9.5.1 RTC OSCILLATOR OPERATION

When the TON = 1, TCS = 1 and TGATE = 0, the timer increments on the rising edge of the 32 kHz LP oscillator output signal, up to the value specified in the period register, and is then reset to '0'.

The TSYNC bit must be asserted to a logic '0' (Asynchronous mode) for correct operation.

Enabling LPOSCEN (OSCCON<1>) will disable the normal Timer and Counter modes and enable a timer carry-out wake-up event.

When the CPU enters Sleep mode, the RTC will continue to operate, provided the 32 kHz external crystal oscillator is active and the control bits have not been changed. The TSIDL bit should be cleared to '0' in order for RTC to continue operation in Idle mode.

9.5.2 RTC INTERRUPTS

When an interrupt event occurs, the respective interrupt flag, T1IF, is asserted and an interrupt will be generated, if enabled. The T1IF bit must be cleared in software. The respective Timer interrupt flag, T1IF, is located in the IFS0 status register in the Interrupt Controller

Enabling an interrupt is accomplished via the respective timer interrupt enable bit, T1IE. The Timer interrupt enable bit is located in the IEC0 control register in the Interrupt Controller.

TIMER1 REGISTER MAP TABLE 9-1:

SFR Name	Addr.	Bit 15 Bit 14	4	Bit 13 Bit 1;	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
TMR1	0100								Tim	imer 1 Register	ter							nnnn nnnn nnnn
PR1	0102								Peri	Period Register)r 1							1111 1111 1111 1111
T1CON	0104	TON	1	TSIDL	1	1	1	-	1	1	TGATE	TCKPS1	TGATE TCKPS1 TCKPS0	-	TSYNC TCS	TCS	ı	0000 0000 0000 0000

NOTES:

10.0 TIMER2/3 MODULE

This section describes the 32-bit General Purpose (GP) Timer module (Timer2/3) and associated operational modes. Figure 10-1 depicts the simplified block diagram of the 32-bit Timer2/3 module. Figure 10-2 and Figure 10-3 show Timer2/3 configured as two independent 16-bit timers; Timer2 and Timer3, respectively.

The Timer2/3 module is a 32-bit timer, which can be configured as two 16-bit timers, with selectable operating modes. These timers are utilized by other peripheral modules such as:

- · Input Capture
- · Output Compare/Simple PWM

The following sections provide a detailed description, including setup and control registers, along with associated block diagrams for the operational modes of the timers.

The 32-bit timer has the following modes:

- Two independent 16-bit timers (Timer2 and Timer3) with all 16-bit operating modes (except Asynchronous Counter mode)
- Single 32-bit Timer operation
- · Single 32-bit Synchronous Counter

Further, the following operational characteristics are supported:

- ADC Event Trigger
- · Timer Gate Operation
- Selectable Prescaler Settings
- · Timer Operation during Idle and Sleep modes
- · Interrupt on a 32-bit Period Register Match

These operating modes are determined by setting the appropriate bit(s) in the 16-bit T2CON and T3CON SFRs.

For 32-bit timer/counter operation, Timer2 is the LS Word and Timer3 is the MS Word of the 32-bit timer.

Note:

For 32-bit timer operation, T3CON control bits are ignored. Only T2CON control bits are used for setup and control. Timer 2 clock and gate inputs are utilized for the 32-bit timer module, but an interrupt is generated with the Timer3 interrupt flag (T3IF) and the interrupt is enabled with the Timer3 interrupt enable bit (T3IE).

16-bit Mode: In the 16-bit mode, Timer2 and Timer3 can be configured as two independent 16-bit timers. Each timer can be set up in either 16-bit Timer mode or 16-bit Synchronous Counter mode. See Section 9.0, Timer1 Module, for details on these two operating modes.

The only functional difference between Timer2 and Timer3 is that Timer2 provides synchronization of the clock prescaler output. This is useful for high frequency external clock inputs.

32-bit Timer Mode: In the 32-bit Timer mode, the timer increments on every instruction cycle up to a match value, preloaded into the combined 32-bit period register PR3/PR2, then resets to 0 and continues to count.


For synchronous 32-bit reads of the Timer2/Timer3 pair, reading the LS word (TMR2 register) will cause the MS word to be read and latched into a 16-bit holding register, termed TMR3HLD.

For synchronous 32-bit writes, the holding register (TMR3HLD) must first be written to. When followed by a write to the TMR2 register, the contents of TMR3HLD will be transferred and latched into the MSB of the 32-bit timer (TMR3).

32-bit Synchronous Counter Mode: In the 32-bit Synchronous Counter mode, the timer increments on the rising edge of the applied external clock signal, which is synchronized with the internal phase clocks. The timer counts up to a match value preloaded in the combined 32-bit period register PR3/PR2, then resets to '0' and continues.

When the timer is configured for the Synchronous Counter mode of operation and the CPU goes into the Idle mode, the timer will stop incrementing, unless the TSIDL (T2CON<13>) bit = 0. If TSIDL = 1, the timer module logic will resume the incrementing sequence upon termination of the CPU Idle mode.

FIGURE 10-1: 32-BIT TIMER2/3 BLOCK DIAGRAM



Advance Information

FIGURE 10-2: 16-BIT TIMER2 BLOCK DIAGRAM





FIGURE 10-3: 16-BIT TIMER3 BLOCK DIAGRAM



10.1 Timer Gate Operation

The 32-bit timer can be placed in the Gated Time Accumulation mode. This mode allows the internal TCY to increment the respective timer when the gate input signal (T2CK pin) is asserted high. Control bit TGATE (T2CON<6>) must be set to enable this mode. When in this mode, Timer2 is the originating clock source. The TGATE setting is ignored for Timer3. The timer must be enabled (TON = 1) and the timer clock source set to internal (TCS = 0).

The falling edge of the external signal terminates the count operation, but does not reset the timer. The user must reset the timer in order to start counting from zero.

10.2 ADC Event Trigger

When a match occurs between the 32-bit timer (TMR3/TMR2) and the 32-bit combined period register (PR3/PR2), a special ADC trigger event signal is generated by Timer3.

10.3 Timer Prescaler

The input clock (Fosc/4 or external clock) to the timer has a prescale option of 1:1, 1:8, 1:64, and 1:256 selected by control bits TCKPS<1:0> (T2CON<5:4> and T3CON<5:4>). For the 32-bit timer operation, the originating clock source is Timer2. The prescaler operation for Timer3 is not applicable in this mode. The prescaler counter is cleared when any of the following occurs:

- · a write to the TMR2/TMR3 register
- clearing either of the TON (T2CON<15> or T3CON<15>) bits to '0'
- · device Reset such as POR and BOR

However, if the timer is disabled (TON = 0), then the Timer 2 prescaler cannot be reset, since the prescaler clock is halted.

TMR2/TMR3 is not cleared when T2CON/T3CON is written.

10.4 Timer Operation During Sleep Mode

During CPU Sleep mode, the timer will not operate, because the internal clocks are disabled.

10.5 Timer Interrupt

The 32-bit timer module can generate an interrupt on period match, or on the falling edge of the external gate signal. When the 32-bit timer count matches the respective 32-bit period register, or the falling edge of the external "gate" signal is detected, the T3IF bit (IFS0<7>) is asserted and an interrupt will be generated if enabled. In this mode, the T3IF interrupt flag is used as the source of the interrupt. The T3IF bit must be cleared in software.

Enabling an interrupt is accomplished via the respective timer interrupt enable bit, T3IE (IEC0<7>).

TABLE 10-1: TIMER2/3 REGISTER MAP

SFR Name Addr. Bit 15 Bit 14 Bit 13 Bit 12	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 10 Bit 9 Bit 8 Bit 7	Bit 6	Bit 5	Bit 6 Bit 5 Bit 4	Bit 3 Bit 2 Bit 1	Bit 2	Bit 1	Bit 0	Reset State
TMR2	0106								TIM	Timer2 Register	Je.							nnnn nnnn nnnn nnnn
TMR3HLD 0108	0108						Timer3	Holding 3	Register	Timer3 Holding Register (For 32-bit timer operations only)	timer oper	ations only	(nnnn nnnn nnnn nnnn
TMR3	010A								TIm	Timer3 Register	Je.							nnnn nnnn nnnn nnnn
PR2	010C								Peri	Period Register 2	. 2							1111 1111 1111 1111
PR3	010E								Peri	Period Register 3	.3							1111 1111 1111 1111
T2CON	0110	TON	1	TSIDF	1	1	-		1	1	TGATE	TCKPS1	TGATE TCKPS1 TCKPS0	T32	_	TCS	1	0000 0000 0000 0000
T3CON	0112	TON	I	TSIDL	I	I	-	-	1	1	TGATE	TGATE TCKPS1 TCKPS0	TCKPS0	1	-	TCS	1	0000 0000 0000 0000
tid botiloitiaian		tid boriloi																

NOTES:

11.0 TIMER4/5 MODULE

This section describes the second 32-bit General Purpose (GP) Timer module (Timer4/5) and associated operational modes. Figure 11-1 depicts the simplified block diagram of the 32-bit Timer4/5 Module. Figure 11-2 and Figure 11-3 show Timer4/5 configured as two independent 16-bit timers, Timer4 and Timer5, respectively.

The Timer4/5 module is similar in operation to the Timer 2/3 module. However, there are some differences, which are listed below:

- The Timer4/5 module does not support the ADC Event Trigger feature
- Timer4/5 can not be utilized by other peripheral modules such as Input Capture and Output Compare

The operating modes of the Timer4/5 module are determined by setting the appropriate bit(s) in the 16-bit T4CON and T5CON SFRs.

For 32-bit timer/counter operation, Timer4 is the LS Word and Timer5 is the MS Word of the 32-bit timer.

Note:

For 32-bit timer operation, T5CON control bits are ignored. Only T4CON control bits are used for setup and control. Timer4 clock and gate inputs are utilized for the 32-bit timer module, but an interrupt is generated with the Timer5 interrupt flag (T5IF) and the interrupt is enabled with the Timer5 interrupt enable bit (T5IE).

FIGURE 11-1: 32-BIT TIMER4/5 BLOCK DIAGRAM




FIGURE 11-2: 16-BIT TIMER4 BLOCK DIAGRAM





FIGURE 11-3: 16-BIT TIMER5 BLOCK DIAGRAM



TIMER4/5 REGISTER MAP **TABLE 11-1**:

	-		L C /	200		L												
SFR Name	Addr.	Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 10 Bit 9 Bit 8 Bit 7	Bit 6	Bit 5	Bit 4 Bit 3 Bit 2 Bit 1	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
TMR4	0114								Tim	Timer 4 Register	ter							nnnn nnnn nnnn nnnn
TMR5HLD	0116						Time	er 5 Hold	ing Regi	ster (For 3,	2-bit opera	Timer 5 Holding Register (For 32-bit operations only)						nnnn nnnn nnnn
TMR5	0118								Tim	Timer 5 Register	iter							nnnn nnnn nnnn nnnn
PR4	011A								Peri	Period Register 4	er 4							1111 1111 1111 1111
PR5	011C								Peri	Period Register 5	er 5							1111 1111 1111 1111
T4CON	011E	TON	1	TSIDF	1	1	ı	1	-	-	TGATE	TCKPS1	TGATE TCKPS1 TCKPS0	T45	1	TCS	1	0000 0000 0000 0000
T5CON	0120	TON	I	TSIDF	-	I	1	1	-	1	TGATE	TCKPS1	TGATE TCKPS1 TCKPS0	1	I	TCS	I	0000 0000 0000 0000
Legend: $u = uninitialized bit$	= uninitiali	zed bit																

NOTES:

12.0 INPUT CAPTURE MODULE

This section describes the Input Capture module and associated operational modes. The features provided by this module are useful in applications requiring Frequency (Period) and Pulse measurement. Figure 12-1 depicts a block diagram of the Input Capture module. Input capture is useful for such modes as:


- Frequency/Period/Pulse Measurements
- · Additional sources of External Interrupts

The key operational features of the Input Capture module are:

- · Simple Capture Event mode
- · Timer2 and Timer3 mode selection
- · Interrupt on input capture event

These operating modes are determined by setting the appropriate bits in the ICxCON register (where x = 1,2,...,N). The dsPIC devices contain up to 8 capture channels, (i.e., the maximum value of N is 8).

FIGURE 12-1: INPUT CAPTURE MODE BLOCK DIAGRAM



12.1 Simple Capture Event Mode

The simple capture events in the dsPIC30F product family are:

- · Capture every falling edge
- · Capture every rising edge
- · Capture every 4th rising edge
- · Capture every 16th rising edge
- · Capture every rising and falling edge

These simple Input Capture modes are configured by setting the appropriate bits ICM<2:0> (ICxCON<2:0>).

12.1.1 CAPTURE PRESCALER

There are four input capture prescaler settings, specified by bits ICM<2:0> (ICxCON<2:0>). Whenever the capture channel is turned off, the prescaler counter will be cleared. In addition, any Reset will clear the prescaler counter.

12.1.2 CAPTURE BUFFER OPERATION

Each capture channel has an associated FIFO buffer, which is four 16-bit words deep. There are two status flags, which provide status on the FIFO buffer:

- ICBFNE Input Capture Buffer Not Empty
- · ICOV Input Capture Overflow

The ICBFNE will be set on the first input capture event and remain set until all capture events have been read from the FIFO. As each word is read from the FIFO, the remaining words are advanced by one position within the buffer.

In the event that the FIFO is full with four capture events and a fifth capture event occurs prior to a read of the FIFO, an overflow condition will occur and the ICOV bit will be set to a logic '1'. The fifth capture event is lost and is not stored in the FIFO. No additional events will be captured till all four events have been read from the buffer.

If a FIFO read is performed after the last read and no new capture event has been received, the read will yield indeterminate results.

12.1.3 TIMER2 AND TIMER3 SELECTION MODE

The input capture module consists of up to 8 input capture channels. Each channel can select between one of two timers for the time base, Timer2 or Timer3.

Selection of the timer resource is accomplished through SFR bit ICTMR (ICxCON<7>). Timer3 is the default timer resource available for the input capture module.

12.1.4 HALL SENSOR MODE

When the input capture module is set for capture on every edge, rising and falling, ICM<2:0> = 001, the following operations are performed by the input capture logic:

- The input capture interrupt flag is set on every edge, rising and falling.
- The interrupt on Capture mode setting bits, ICI<1:0>, is ignored, since every capture generates an interrupt.
- A capture overflow condition is not generated in this mode.

12.2 Input Capture Operation During Sleep and Idle Modes

An input capture event will generate a device wake-up or interrupt, if enabled, if the device is in CPU Idle or Sleep mode.

Independent of the timer being enabled, the input capture module will wake-up from the CPU Sleep or Idle mode when a capture event occurs, if ICM<2:0> = 111 and the interrupt enable bit is asserted. The same wake-up can generate an interrupt, if the conditions for processing the interrupt have been satisfied. The wake-up feature is useful as a method of adding extra external pin interrupts.

12.2.1 INPUT CAPTURE IN CPU SLEEP MODE

CPU Sleep mode allows input capture module operation with reduced functionality. In the CPU Sleep mode, the ICI<1:0> bits are not applicable, and the input capture module can only function as an external interrupt source.

The capture module must be configured for interrupt only on the rising edge (ICM<2:0> = 111), in order for the input capture module to be used while the device is in Sleep mode. The prescale settings of 4:1 or 16:1 are not applicable in this mode.

12.2.2 INPUT CAPTURE IN CPU IDLE MODE

CPU Idle mode allows input capture module operation with full functionality. In the CPU Idle mode, the interrupt mode selected by the ICI<1:0> bits are applicable, as well as the 4:1 and 16:1 capture prescale settings, which are defined by control bits ICM<2:0>. This mode requires the selected timer to be enabled. Moreover, the ICSIDL bit must be asserted to a logic '0'.

If the input capture module is defined as ICM<2:0> = 111 in CPU Idle mode, the input capture pin will serve only as an external interrupt pin.

12.3 Input Capture Interrupts

The input capture channels have the ability to generate an interrupt, based upon the selected number of capture events. The selection number is set by control bits ICI<1:0> (ICxCON<6:5>).

Each channel provides an interrupt flag (ICxIF) bit. The respective capture channel interrupt flag is located in the corresponding IFSx Status register.

Enabling an interrupt is accomplished via the respective capture channel interrupt enable (ICxIE) bit. The capture interrupt enable bit is located in the corresponding IEC Control register.

0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 nnnn 0000 0000 0000 0000 nnnn nnnn nnnn nnnn 0000 0000 nnnn nnnn nnnn nnnn 0000 0000 nnnn nnnn nnnn nnnn nnnn nnnn nnnn nnnn 0000 0000 Reset State 0000 0000 0000 0000 0000 0000 Bit 0 ICM<2:0> ICM<2:0> ICM<2:0> ICM<2:0> ICM<2:0> ICM<2:0> ICM<2:0> ICM<2:0> Bit 2 Bit 1 ICBNE ICBNE ICBNE ICBNE Bit 3 ICBNE ICBNE ICBNE ICOV ICBNE 200 200 000 000 Bit 4 Bit 5 ICI<1:0> ICI<1:0> ICI<1:0> ICI<1:0> ICI<1:0> ICI<1:0> ICI<1:0> ICI<1:0> Bit 6 Input 4 Capture Register Input 8 Capture Register Input 1 Capture Register Input 2 Capture Register ICTMR Input 3 Capture Register ICTMR Input 5 Capture Register ICTMR Input 6 Capture Register Input 7 Capture Register ICTMR ICTMR ICTMR ICTMR Bit 7 Bit 8 Bit 9 Bit 10 INPUT CAPTURE REGISTER MAP Bit 13 Bit 12 Bit 11 ICSIDL ICSIDL ICSIDE ICSIDF ICSIDF ICSIDF ICSIDL ICSIDF Bit 14 Bit 15 Addr. 0142 0148 014A 014C 0156 015A 015C 015E 0140 0144 0146 014E 0150 0152 0154 0158 **FABLE 12-1**: SFR Name IC3CON IC5CON IC5BUF IC1CON IC4CON IC1BUF IC2BUF C2CON **IC3BUF** IC4BUF **IC6BUF** CGCON C7CON IC8BUF C8CON IC7BUF

Legend: u = uninitialized bit

NOTES:

13.0 OUTPUT COMPARE MODULE

This section describes the Output Compare module and associated operational modes. The features provided by this module are useful in applications requiring operational modes such as:

- · Generation of Variable Width Output Pulses
- · Power Factor Correction

Figure 13-1 depicts a block diagram of the Output Compare module.


The key operational features of the Output Compare module include:

- · Timer2 and Timer3 Selection mode
- · Simple Output Compare Match mode
- · Dual Output Compare Match mode
- · Simple PWM mode
- · Output Compare during Sleep and Idle modes
- · Interrupt on Output Compare/PWM Event

These operating modes are determined by setting the appropriate bits in the 16-bit OCxCON SFR (where x = 1,2,3,...,N). The dsPIC devices contain up to 8 compare channels, (i.e., the maximum value of N is 8).

OCxRS and OCxR in the figure represent the Dual Compare registers. In the dual compare mode, the OCxR register is used for the first compare and OCxRS is used for the second compare.

FIGURE 13-1: OUTPUT COMPARE MODE BLOCK DIAGRAM



13.1 Timer2 and Timer3 Selection Mode

Each output compare channel can select between one of two 16-bit timers; Timer2 or Timer3.

The selection of the timers is controlled by the OCTSEL bit (OCxCON<3>). Timer2 is the default timer resource for the Output Compare module.

13.2 Simple Output Compare Match

When control bits OCM<2:0> (OCxCON<2:0>) = 001, 010 or 011, the selected output compare channel is configured for one of three simple Output Compare Match modes:

- · Compare forces I/O pin low
- · Compare forces I/O pin high
- · Compare toggles I/O pin

The OCxR register is used in these modes. The OCxR register is loaded with a value and is compared to the selected incrementing timer count. When a compare occurs, one of these Compare Match modes occurs. If the counter resets to zero before reaching the value in OCxR, the state of the OCx pin remains unchanged.

13.3 Dual Output Compare Match Mode

When control bits OCM<2:0> (OCxCON<2:0>) = 100 or 101, the selected output compare channel is configured for one of two Dual Output Compare modes, which are:

- · Single Output Pulse mode
- · Continuous Output Pulse mode

13.3.1 SINGLE PULSE MODE

For the user to configure the module for the generation of a single output pulse, the following steps are required (assuming timer is off):

- · Determine instruction cycle time Tcy.
- · Calculate desired pulse width value based on Tcy.
- Calculate time to start pulse from timer start value of 0x0000.
- Write pulse width start and stop times into OCxR and OCxRS compare registers (x denotes channel 1, 2, ...,N).
- Set timer period register to value equal to, or greater than, value in OCxRS compare register.
- Set OCM<2:0> = 100.
- Enable timer, TON (TxCON<15>) = 1.

To initiate another single pulse, issue another write to set OCM<2:0> = 100.

13.3.2 CONTINUOUS PULSE MODE

For the user to configure the module for the generation of a continuous stream of output pulses, the following steps are required:

- · Determine instruction cycle time Tcy.
- · Calculate desired pulse value based on Tcy.
- Calculate timer to start pulse width from timer start value of 0x0000.
- Write pulse width start and stop times into OCxR and OCxRS (x denotes channel 1, 2, ...,N) compare registers, respectively.
- Set timer period register to value equal to, or greater than, value in OCxRS compare register.
- Set OCM<2:0> = 101.
- Enable timer, TON (TxCON<15>) = 1.

13.4 Simple PWM Mode

When control bits OCM<2:0> (OCxCON<2:0>) = 110 or 111, the selected output compare channel is configured for the PWM mode of operation. When configured for the PWM mode of operation, OCxR is the Main latch (read only) and OCxRS is the Secondary latch. This enables glitchless PWM transitions.

The user must perform the following steps in order to configure the output compare module for PWM operation:

- 1. Set the PWM period by writing to the appropriate period register.
- 2. Set the PWM duty cycle by writing to the OCxRS register.
- Configure the output compare module for PWM operation.
- Set the TMRx prescale value and enable the Timer, TON (TxCON<15>) = 1.

13.4.1 INPUT PIN FAULT PROTECTION FOR PWM

When control bits OCM<2:0> (OCxCON<2:0>) = 111, the selected output compare channel is again configured for the PWM mode of operation, with the additional feature of input fault protection. While in this mode, if a logic 0 is detected on the OCFA/B pin, the respective PWM output pin is placed in the high impedance input state. The OCFLT bit (OCxCON<4>) indicates whether a FAULT condition has occurred. This state will be maintained until both of the following events have occurred:

- · The external FAULT condition has been removed.
- The PWM mode has been re-enabled by writing to the appropriate control bits.

13.4.2 PWM PERIOD

The PWM period is specified by writing to the PRx register. The PWM period can be calculated using Equation 13-1.

EQUATION 13-1: PWM PERIOD

PWM period =
$$[(PRx) + 1] \cdot 4 \cdot TOSC \cdot$$

(TMRx prescale value)


PWM frequency is defined as 1 / [PWM period].

When the selected TMRx is equal to its respective period register, PRx, the following four events occur on the next increment cycle:

- · TMRx is cleared.
- · The OCx pin is set.
 - Exception 1: If PWM duty cycle is 0x0000, the OCx pin will remain low.
 - Exception 2: If duty cycle is greater than PRx, the pin will remain high.
- The PWM duty cycle is latched from OCxRS into OCxR.
- · The corresponding timer interrupt flag is set.

See Figure 13-1 for key PWM period comparisons. Timer3 is referred to in the figure for clarity.

FIGURE 13-1: PWM OUTPUT TIMING



13.5 Output Compare Operation During CPU Sleep Mode

When the CPU enters the Sleep mode, all internal clocks are stopped. Therefore, when the CPU enters the Sleep state, the output compare channel will drive the pin to the active state that was observed prior to entering the CPU Sleep state.

For example, if the pin was high when the CPU entered the Sleep state, the pin will remain high. Likewise, if the pin was low when the CPU entered the Sleep state, the pin will remain low. In either case, the output compare module will resume operation when the device wakes up.

13.6 Output Compare Operation During CPU Idle Mode

When the CPU enters the Idle mode, the output compare module can operate with full functionality.

The output compare channel will operate during the CPU Idle mode if the OCSIDL bit (OCxCON<13>) is at logic \circ and the selected time base (Timer2 or Timer3) is enabled and the TSIDL bit of the selected timer is set to logic \circ .

13.7 Output Compare Interrupts

The output compare channels have the ability to generate an interrupt on a compare match, for whichever Match mode has been selected.

For all modes except the PWM mode, when a compare event occurs, the respective interrupt flag (OCxIF) is asserted and an interrupt will be generated, if enabled. The OCxIF bit is located in the corresponding IFS Status register, and must be cleared in software. The interrupt is enabled via the respective compare interrupt enable (OCxIE) bit, located in the corresponding IEC Control register.

For the PWM mode, when an event occurs, the respective timer interrupt flag (T2IF or T3IF) is asserted and an interrupt will be generated, if enabled. The IF bit is located in the IFS0 Status register, and must be cleared in software. The interrupt is enabled via the respective timer interrupt enable bit (T2IE or T3IE), located in the IEC0 Control register. The output compare interrupt flag is never set during the PWM mode of operation.

TABLE 13-1: OUTPUT COMPARE REGISTER MAP

	:				:	-)]	: i	Ē											
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	1 Bit 10		Bit 9 B	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
OC1RS	0180							J	Jutput C	ompare 1	Second	Output Compare 1 Secondary Register	ter						0000 0000 0000 0000
OC1R	0182								Outpui	Output Compare 1 Main Register	e 1 Main	Register							0000 0000 0000 0000
OC1CON	0184	1	1	OCSIDI	-	1			1	1	1	1	ı	OCFLT	OCTSEL)	OCM<2:0>		0000 0000 0000 0000
OC2RS	0186							0	Jutput Co	ompare 2	Second.	Output Compare 2 Secondary Register	ter						0000 0000 0000 0000
OC2R	0188								Outpui	Output Compare 2 Main Register	e 2 Main	Register							0000 0000 0000 0000
OCZCON	018A	1	I	OCSIDE	-	-	-		1	1	-	-	I	OCFLT	OCTSE)	OCM<2:0>		0000 0000 0000 0000
OC3RS	018C							0	Jutput C	ompare 3	Second.	Output Compare 3 Secondary Register	ter						0000 0000 0000 0000
OC3R	018E								Outpui	Output Compare 3 Main Register	re 3 Main	Register							0000 0000 0000 0000
OC3CON	0190	I	1	OCSIDI	-	1	1	-	1	1	1	1	ı	OCFLT	OCTSEL)	OCM<2:0>		0000 0000 0000 0000
OC4RS	0192							0	Jutput Co	ompare 4	Second	Output Compare 4 Secondary Register	ter						0000 0000 0000 0000
OC4R	0194								Outpui	Output Compare 4 Main Register	e 4 Main	Register							0000 0000 0000 0000
OC4CON	0196	1	I	OCSIDI		1			1	1	1	1	1	OCFLT	OCTSEL)	OCM<2:0>		0000 0000 0000 0000
OC5RS	0198								Output Co	ompare 5	Second	Output Compare 5 Secondary Register	ter						0000 0000 0000 0000
OC5R	019A								Outpui	Output Compare 5 Main Register	e 5 Main	Register							0000 0000 0000 0000
OCSCON	019C	1	I	OCSIDI		1	1	-	1	1	1	-	1	OCFLT	OCTSEL)	OCM<2:0>		0000 0000 0000 0000
OC6RS	019E							0	Jutput Co	ompare 6	Second.	Output Compare 6 Secondary Register	ter						0000 0000 0000 0000
OC6R	01A0								Outpui	Output Compare 6 Main Register	re 6 Main	Register							0000 0000 0000 0000
OCECON	01A2	1	I	OCSIDI	-	1	-		1	1	-	-	I	OCFLT	OCTSEL)	OCM<2:0>		0000 0000 0000 0000
OC7RS	01A4							0	Jutput Co	ompare 7	' Second.	Output Compare 7 Secondary Register	ter						0000 0000 0000 0000
OC7R	01A6								Outpui	Output Compare 7 Main Register	e 7 Main	Register							0000 0000 0000 0000
OC7CON	01A8	I	I	OCSIDI		I	-	 	1	1	1	-	I	OCFLT	OCTSEL)	OCM<2:0>		0000 0000 0000 0000
OC8RS	01AA							0	Jutput Co	ompare 8	Second.	Output Compare 8 Secondary Register	ter						0000 0000 0000 0000
OC8R	01AC								Outpui	Output Compare 8 Main Register	re 8 Main	Register							0000 0000 0000 0000
OC8CON	01AE	1	I	OCSIDI	_	1		_		_	-	1	1	OCFLT	OCTSEL	J	OCM<2:0>		0000 0000 0000 0000
r (Pegend:	u = uninitialized bit	ialized bit																	

14.0 QUADRATURE ENCODER INTERFACE (QEI) MODULE


This section describes the Quadrature Encoder Interface (QEI) module and associated operational modes. The QEI module provides the interface to incremental encoders for obtaining motor positioning data. Incremental encoders are very useful in motor control applications.

The Quadrature Encoder Interface (QEI) is a key feature requirement for several motor control applications, such as Switched Reluctance (SR) and AC Induction Motor (ACIM). The operational features of the QEI are, but not limited to:

- Three input channels for two phase signals and index pulse
- 16-bit up/down position counter
- · Count direction status
- Position Measurement (x2 and x4) mode
- · Programmable digital noise filters on inputs
- Alternate 16-bit Timer/Counter mode
- · Quadrature Encoder Interface interrupts

These operating modes are determined by setting the appropriate bits QEIM<2:0> (QEICON<10:8>). Figure 14-1 depicts the Quadrature Encoder Interface block diagram.

FIGURE 14-1: QUADRATURE ENCODER INTERFACE BLOCK DIAGRAM



14.1 Quadrature Encoder Interface Logic

A typical incremental (a.k.a. optical) encoder has three outputs: Phase A, Phase B, and an index pulse. These signals are useful and often required in position and speed control of ACIM and SR motors.

The two channels, Phase A (QEA) and Phase B (QEB), have a unique relationship. If Phase A leads Phase B, then the direction (of the motor) is deemed positive or forward. If Phase A lags Phase B, then the direction (of the motor) is deemed negative or reverse.

A third channel, termed index pulse, occurs once per revolution and is used as a reference to establish an absolute position. The index pulse coincides with Phase A and Phase B, both low.

14.2 16-bit Up/Down Position Counter Mode

The 16-bit Up/Down Counter counts up or down on every count pulse, which is generated by the difference of the Phase A and Phase B input signals. The counter acts as an integrator, whose count value is proportional to position. The direction of the count is determined by the UPDN signal, which is generated by the Quadrature Encoder Interface Logic.

14.2.1 POSITION COUNTER ERROR CHECKING

Position count error checking in the QEI is provided for and indicated by the CNTERR bit (QEICON<15>). The error checking only applies when the position counter is configured for Reset on the Index Pulse modes (QEIM<2:0> = '110' or '100'). In these modes, the contents of the POSCNT register is compared with the values (0xFFFF or MAXCNT+1, depending on direction). If these values are detected, an error condition is generated by setting the CNTERR bit and a QEI count error interrupt is generated. The QEI count error interrupt can be disabled by setting the CEID bit (DFLT-CON<8>). The position counter continues to count encoder edges after an error has been detected. The POSCNT register continues to count up/down until a natural rollover/underflow. No interrupt is generated for the natural rollover/underflow event. The CNTERR bit is a read/write bit and reset in software by the user.

14.2.2 POSITION COUNTER RESET

The position counter Reset enable bit, POSRES (QEI<2>) controls whether the position counter is reset when the index pulse is detected. This bit is only applicable when QEIM<2:0> = '100' or '110'.

If the POSRES bit is set to '1', then the position counter is reset when the index pulse is detected. If the POSRES bit is set to '0', then the position counter is not

reset when the index pulse is detected. The position counter will continue counting up or down, and will be reset on the rollover or underflow condition.

The interrupt is still generated on the detection of the index pulse and not on the position counter overflow/ underflow.

14.2.3 COUNT DIRECTION STATUS

As mentioned in the previous section, the QEI logic generates an UPDN signal, based upon the relationship between Phase A and Phase B. In addition to the output pin, the state of this internal UPDN signal is supplied to a SFR bit UPDN (QEICON<11>) as a read only bit. To place the state of this signal on an I/O pin, the SFR bit PCDOUT (QEICON<6>) must be 1.

14.3 Position Measurement Mode

There are two Measurement modes which are supported and are termed x2 and x4. These modes are selected by the QEIM<2:0> mode select bits located in SFR QEICON<10:8>.

When control bits QEIM<2:0> = 100 or 101, the x2 Measurement mode is selected and the QEI logic only looks at the Phase A input for the position counter increment rate. Every rising and falling edge of the Phase A signal causes the position counter to be incremented or decremented. The Phase B signal is still utilized for the determination of the counter direction, just as in the x4 mode.

Within the x2 Measurement mode, there are two variations of how the position counter is reset:

- 1. Position counter reset by detection of index pulse, QEIM<2:0> = 100.
- Position counter reset by match with MAXCNT, QEIM<2:0> = 101.

When control bits QEIM<2:0> = 110 or 111, the x4 Measurement mode is selected and the QEI logic looks at both edges of the Phase A and Phase B input signals. Every edge of both signals causes the position counter to increment or decrement.

Within the x4 Measurement mode, there are two variations of how the position counter is reset:

- Position counter reset by detection of index pulse, QEIM<2:0> = 110.
- Position counter reset by match with MAXCNT, QEIM<2:0> = 111.

The x4 Measurement mode provides for finer resolution data (more position counts) for determining motor position.

14.4 Programmable Digital Noise Filters

The digital noise filter section is responsible for rejecting noise on the incoming capture or quadrature signals. Schmitt Trigger inputs and a three-clock cycle delay filter combine to reject low level noise and large, short duration noise spikes that typically occur in noise prone applications, such as a motor system.

The filter ensures that the filtered output signal is not permitted to change until a stable value has been registered for three consecutive clock cycles.

For the QEA, QEB and INDX pins, the clock divide frequency for the digital filter is programmed by bits QECK<2:0> (DFLTCON<6:4>) and are derived from the base instruction cycle Tcy.

To enable the filter output for channels QEA, QEB and INDX, the QEOUT bit must be '1'. The filter network for all channels is disabled on POR and BOR.

14.5 Alternate 16-bit Timer/Counter

When the QEI module is not configured for the QEI mode QEIM<2:0> = 001, the module can be configured as a simple 16-bit timer/counter. The setup and control of the auxiliary timer is accomplished through the QEICON SFR register. This timer functions identically to Timer1. The QEA pin is used as the timer clock input.

When configured as a timer, the POSCNT register serves as the Timer Count Register and the MAXCNT register serves as the Period Register. When a timer/period register match occur, the QEI interrupt flag will be asserted.

The only exception between the general purpose timers and this timer is the added feature of external Up/Down input select. When the UPDN pin is asserted high, the timer will increment up. When the UPDN pin is asserted low, the timer will be decremented.

Note: Changing the operational mode (i.e., from QEI to Timer or vice versa), will not affect the Timer/Position Count Register contents.

The UPDN control/status bit (QEICON<11>) can be used to select the count direction state of the Timer register. When UPDN = 1, the timer will count up. When UPDN = 0, the timer will count down.

In addition, control bit UPDN_SRC (QEICON<0>) determines whether the timer count direction state is based on the logic state, written into the UPDN control/status bit (QEICON<11>), or the QEB pin state. When UPDN_SRC = 1, the timer count direction is controlled from the QEB pin. Likewise, when UPDN_SRC = 0, the timer count direction is controlled by the UPDN bit.

Note: This Timer does not support the External Asynchronous Counter mode of operation. If using an external clock source, the clock will automatically be synchronized to the internal instruction cycle.

14.6 QEI Module Operation During CPU Sleep Mode

14.6.1 QEI OPERATION DURING CPU SLEEP MODE

The QEI module will be halted during the CPU Sleep mode.

14.6.2 TIMER OPERATION DURING CPU SLEEP MODE

During CPU Sleep mode, the timer will not operate, because the internal clocks are disabled.

14.7 QEI Module Operation During CPU Idle Mode

Since the QEI module can function as a quadrature encoder interface, or as a 16-bit timer, the following section describes operation of the module in both modes.

14.7.1 QEI OPERATION DURING CPU IDLE MODE

When the CPU is placed in the Idle mode, the QEI module will operate if the QEISIDL bit (QEICON<13>) = 0. This bit defaults to a logic '0' upon executing POR and BOR. For halting the QEI module during the CPU Idle mode, QEISIDL should be set to '1'.

14.7.2 TIMER OPERATION DURING CPU IDLE MODE

When the CPU is placed in the Idle mode and the QEI module is configured in the 16-bit Timer mode, the 16-bit timer will operate if the QEISIDL bit (QEICON<13>) = 0. This bit defaults to a logic '0' upon executing POR and BOR. For halting the timer module during the CPU Idle mode, QEISIDL should be set to '1'.

If the QEISIDL bit is cleared, the timer will function normally, as if the CPU Idle mode had not been entered.

14.8 Quadrature Encoder Interface Interrupts

The quadrature encoder interface has the ability to generate an interrupt on occurrence of the following events:

- Interrupt on 16-bit up/down position counter rollover/underflow
- Detection of qualified index pulse, or if CNTERR bit is set
- Timer period match event (overflow/underflow)
- · Gate accumulation event

The QEI interrupt flag bit, QEIIF, is asserted upon occurrence of any of the above events. The QEIIF bit must be cleared in software. QEIIF is located in the IFS2 Status register.

Enabling an interrupt is accomplished via the respective enable bit, QEIIE. The QEIIE bit is located in the IEC2 Control register.

2	
TUCT	
Ξ	ב
	707

			1		:													
SFR Name		Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 Bit 10	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 9 Bit 8 Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
QEICON	0122	DEICON 0122 CNTERR	1	QEISIDL	NDX	UPDN	QEIM2	QEIM1	QEIMO	SWPAB	PCDOUT	TQGATE	TQCKPS1	TQCKPS0	POSRES	Tacs	UPDN_SRC	- QEISIDL INDX UPDN QEIM2 QEIM1 QEIM1 QEIM0 SWPAB PCDOUT TQGATE TQCKPS1 TQCKPS0 POSRES TQCS UPDN_SRC 0000 0000 0000 0000
DFLTCON 0124	0124	I	I	-	_	1	IMV1	IMV0	CEID	QEOUT	QECK2	QECK1	IMV0 CEID QEOUT QECK2 QECK1 QECK0	_	1	-	1	0000 0000 0000 0000
POSCNT 0126	0126								Pos	Position Counter<15:0>	ter<15:0>							0000 0000 0000 0000
MAXCNT 0128	0128								Max	Maximun Count<15:0>	nt<15:0>							1111 1111 1111 1111
Legend: $u = u$ Legend:	ս = unin	itialized bit																

Advance Information

NOTES:

15.0 MOTOR CONTROL PWM MODULE

This module simplifies the task of generating multiple, synchronized Pulse Width Modulated (PWM) outputs. In particular, the following power and motion control applications are supported by the PWM module:

- · Three Phase AC Induction Motor
- · Switched Reluctance (SR) Motor
- · Brushless DC (BLDC) Motor
- Uninterruptible Power Supply (UPS)

The PWM module has the following features:

- 8 PWM I/O pins with 4 duty cycle generators
- · Up to 16-bit resolution
- 'On-the-Fly' PWM frequency changes
- · Edge and Center Aligned Output modes
- · Single Pulse Generation mode
- Interrupt support for asymmetrical updates in Center Aligned mode

- Output override control for Electrically Commutative Motor (ECM) operation
- 'Special Event' comparator for scheduling other peripheral events
- FAULT pins to optionally drive each of the PWM output pins to a defined state


This module contains 4 duty cycle generators, numbered 1 through 4. The module has 8 PWM output pins, numbered PWM1H/PWM1L through PWM4H/PWM4L. The eight I/O pins are grouped into high/low numbered pairs, denoted by the suffix H or L, respectively. For complementary loads, the low PWM pins are always the complement of the corresponding high I/O pin.

There are two versions of the PWM module depending on the particular dsPIC30F device selected: an 8-output PWM module and a 6-output PWM module.

Simplified block diagrams of the 8-output and 6-output Motor Control PWM modules are shown in Figure 15-1 and Figure 15-2, respectively.

TABLE 15-1: FEATURE SUMMARY: 6-OUTPUT PWM VS. 8-OUTPUT PWM

Feature	6-Output PWM Module	8-Output PWM Module
I/O Pins	6	8
PWM Generators	3	4
FAULT Input Pins	1	2
Dead-Time Generators	1	2



8-OUTPUT PWM MODULE BLOCK DIAGRAM

FIGURE 15-2: 6-OUTPUT PWM BLOCK DIAGRAM PWMCON1 PWM Enable and Mode SFRs PWMCON2 DTCON1 Dead-Time Control SFR **FLTACON** FAULT Pin Control SFR PWM Manual OVDCON Control SFR PWM Generator #3 PDC3 Buffer 16-bit Data Bus PDC3 Channel 3 Dead-Time Generator and Override Logic PWM3H Comparator - PWM3L PWM Generator Output PTMR Channel 2 Dead-Time Generator and Override Logic PWM2H #2 Driver PWM2L Block Comparator PWM Generator PWM1H Channel 1 Dead-Time #1 Generator and Override Logic PWM1L **PTPER** FLTA PTPER Buffer PTCON Special Event Comparator Special Event Trigger Postscaler SEVTDIR SEVTCMP **PTDIR** PWM time base Note: Details of PWM Generator #1 and #2 not shown for clarity.

© 2003 Microchip Technology Inc.

The PWM module allows several modes of operation which are beneficial for specific power control applications.

15.1 PWM Time Base

The PWM time base is provided by a 15-bit timer with a prescaler and postscaler. The time base is accessible via the PTMR SFR. PTMR<15> is a read only status bit, PTDIR, that indicates the present count direction of the PWM time base. If PTDIR is cleared, PTMR is counting upwards. If PTDIR is set, PTMR is counting downwards. The PWM time base is configured via the PTCON SFR. The time base is enabled/disabled by setting/clearing the PTEN bit in the PTCON SFR. PTMR is not cleared when the PTEN bit is cleared in software.

The PTPER SFR sets the counting period for PTMR. The user must write a 15-bit value to PTPER<14:0>. When the value in PTMR<14:0> matches the value in PTPER<14:0>, the time base will either reset to 0, or reverse the count direction on the next occurring clock cycle. The action taken depends on the operating mode of the time base.

Note:

If the period register is set to 0×0000 , the timer will stop counting, and the interrupt and the special event trigger will not be generated, even if the special event value is also 0×0000 . The module will not update the period register, if it is already at 0×0000 ; therefore, the user must disable the module in order to update the period register.

The PWM time base can be configured for four different modes of operation:

- · Free Running mode
- · Single Shot mode
- · Continuous Up/Down Count mode
- Continuous Up/Down Count mode with interrupts for double updates

These four modes are selected by the PTMOD<1:0> bits in the PTCON SFR. The Up/Down Counting modes support center aligned PWM generation. The Single Shot mode allows the PWM module to support pulse control of certain Electronically Commutative Motors (ECMs).

The interrupt signals generated by the PWM time base depend on the mode selection bits (PTMOD<1:0>) and the postscaler bits (PTOPS<3:0>) in the PTCON SFR.

15.1.1 FREE RUNNING MODE

In the Free Running mode, the PWM time base counts upwards until the value in the Time Base Period register (PTPER) is matched. The PTMR register is reset on

the following input clock edge and the time base will continue to count upwards as long as the PTEN bit remains set.

When the PWM time base is in the Free Running mode (PTMOD<1:0> = 00), an interrupt event is generated each time a match with the PTPER register occurs and the PTMR register is reset to zero. The postscaler selection bits may be used in this mode of the timer to reduce the frequency of the interrupt events.

15.1.2 SINGLE SHOT MODE

In the Single Shot Counting mode, the PWM time base begins counting upwards when the PTEN bit is set. When the value in the PTMR register matches the PTPER register, the PTMR register will be reset on the following input clock edge and the PTEN bit will be cleared by the hardware to halt the time base.

When the PWM time base is in the Single Shot mode (PTMOD<1:0> = 01), an interrupt event is generated when a match with the PTPER register occurs, the PTMR register is reset to zero on the following input clock edge, and the PTEN bit is cleared. The postscaler selection bits have no effect in this mode of the timer.

15.1.3 CONTINUOUS UP/DOWN COUNTING MODES

In the Continuous Up/Down Counting modes, the PWM time base counts upwards until the value in the PTPER register is matched. The timer will begin counting downwards on the following input clock edge. The PTDIR bit in the PTCON SFR is read only and indicates the counting direction The PTDIR bit is set when the timer counts downwards.

In the Up/Down Counting mode (PTMOD<1:0> = 10), an interrupt event is generated each time the value of the PTMR register becomes zero and the PWM time base begins to count upwards. The postscaler selection bits may be used in this mode of the timer to reduce the frequency of the interrupt events.

15.1.4 DOUBLE UPDATE MODE

In the Double Update mode (PTMOD<1:0> = 11), an interrupt event is generated each time the PTMR register is equal to zero, as well as each time a period match occurs. The postscaler selection bits have no effect in this mode of the timer.

The Double Update mode provides two additional functions to the user. First, the control loop bandwidth is doubled because the PWM duty cycles can be updated, twice per period. Second, asymmetrical center-aligned PWM waveforms can be generated, which are useful for minimizing output waveform distortion in certain motor control applications.

Note:

Programming a value of 0x0001 in the period register could generate a continuous interrupt pulse, and hence, must be avoided.

15.1.5 PWM TIME BASE PRESCALER

The input clock to PTMR (Fosc/4), has prescaler options of 1:1, 1:4, 1:16, or 1:64, selected by control bits PTCKPS<1:0> in the PTCON SFR. The prescaler counter is cleared when any of the following occurs:

- · a write to the PTMR register
- · a write to the PTCON register
- · any device Reset

The PTMR register is not cleared when PTCON is written.

15.1.6 PWM TIME BASE POSTSCALER

The match output of PTMR can optionally be post-scaled through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling).

The postscaler counter is cleared when any of the following occurs:

- · a write to the PTMR register
- · a write to the PTCON register
- · any device Reset

The PTMR register is not cleared when PTCON is written.

15.2 PWM Period

PTPER is a 15-bit register and is used to set the counting period for the PWM time base. PTPER is a double buffered register. The PTPER buffer contents are loaded into the PTPER register at the following instants:

- Free Running and Single Shot modes: When the PTMR register is reset to zero after a match with the PTPER register.
- <u>Up/Down Counting modes</u>: When the PTMR register is zero.

The value held in the PTPER buffer is automatically loaded into the PTPER register when the PWM time base is disabled (PTEN = 0).

The PWM period can be determined using Equation 15-1:

EQUATION 15-1: PWM PERIOD

$$T_{PWM} = \frac{T_{CY} \bullet (PTPER + 1)}{(PTMR \text{ Prescale Value})}$$

If the PWM time base is configured for one of the Up/ Down Count modes, the PWM period will be twice the value provided by Equation 15-1. The maximum resolution (in bits) for a given device oscillator and PWM frequency can be determined using Equation 15-2:

EQUATION 15-2: PWM RESOLUTION


Resolution =
$$\frac{\log (2 \cdot TPWM / TCY)}{\log (2)}$$

15.3 Edge Aligned PWM

Edge aligned PWM signals are produced by the module when the PWM time base is in the Free Running or Single Shot mode. For edge aligned PWM outputs, the output has a period specified by the value in PTPER and a duty cycle specified by the appropriate duty cycle register (see Figure 15-3). The PWM output is driven active at the beginning of the period (PTMR = 0) and is driven inactive when the value in the duty cycle register matches PTMR.

If the value in a particular duty cycle register is zero, then the output on the corresponding PWM pin will be inactive for the entire PWM period. In addition, the output on the PWM pin will be active for the entire PWM period if the value in the duty cycle register is greater than the value held in the PTPER register.

FIGURE 15-3: EDGE ALIGNED PWM




15.4 Center Aligned PWM

Center aligned PWM signals are produced by the module when the PWM time base is configured in an Up/ Down Counting mode (see Figure 15-4).

The PWM compare output is driven to the active state when the value of the duty cycle register matches the value of PTMR and the PWM time base is counting downwards (PTDIR = 1). The PWM compare output is driven to the inactive state when the PWM time base is counting upwards (PTDIR = 0) and the value in the PTMR register matches the duty cycle value.

If the value in a particular duty cycle register is zero, then the output on the corresponding PWM pin will be inactive for the entire PWM period. In addition, the output on the PWM pin will be active for the entire PWM period if the value in the duty cycle register is equal to the value held in the PTPER register.

FIGURE 15-4: CENTER ALIGNED PWM



15.5 PWM Duty Cycle Comparison Units

There are four 16-bit special function registers (PDC1, PDC2, PDC3 and PDC4) used to specify duty cycle values for the PWM module.

The value in each duty cycle register determines the amount of time that the PWM output is in the active state. The duty cycle registers are 16-bits wide. The LS bit of a duty cycle register determines whether the PWM edge occurs in the beginning. Thus, the PWM resolution is effectively doubled.

15.5.1 DUTY CYCLE REGISTER BUFFERS

The four PWM duty cycle registers are double buffered to allow glitchless updates of the PWM outputs. For each duty cycle, there is a duty cycle register that is accessible by the user and a second duty cycle register that holds the actual compare value used in the present PWM period.

For edge aligned PWM output, a new duty cycle value will be updated whenever a match with the PTPER register occurs and PTMR is reset. The contents of the duty cycle buffers are automatically loaded into the duty cycle registers when the PWM time base is disabled (PTEN = 0) and the UDIS bit is cleared in PWMCON2.

When the PWM time base is in the Up/Down Counting mode, new duty cycle values are updated when the value of the PTMR register is zero and the PWM time base begins to count upwards. The contents of the duty cycle buffers are automatically loaded into the duty cycle registers when the PWM time base is disabled (PTEN = 0).

When the PWM time base is in the Up/Down Counting mode with double updates, new duty cycle values are updated when the value of the PTMR register is zero, and when the value of the PTMR register matches the value in the PTPER register. The contents of the duty cycle buffers are automatically loaded into the duty cycle registers when the PWM time base is disabled (PTEN = 0).

15.6 Complementary PWM Operation

In the Complementary mode of operation, each pair of PWM outputs is obtained by a complementary PWM signal. A dead-time may be optionally inserted during device switching, when both outputs are inactive for a short period (Refer to Section 15.7).

In Complementary mode, the duty cycle comparison units are assigned to the PWM outputs as follows:

- PDC1 register controls PWM1H/PWM1L outputs
- PDC2 register controls PWM2H/PWM2L outputs
- PDC3 register controls PWM3H/PWM3L outputs
- PDC4 register controls PWM4H/PWM4L outputs

The Complementary mode is selected for each PWM I/O pin pair by clearing the appropriate PMODx bit in the PWMCON1 SFR. The PWM I/O pins are set to Complementary mode by default upon a device Reset.

15.7 Dead-Time Generators

Dead-time generation may be provided when any of the PWM I/O pin pairs are operating in the Complementary Output mode. The PWM outputs use Push-Pull drive circuits. Due to the inability of the power output devices to switch instantaneously, some amount of time must be provided between the turn off event of one PWM output in a complementary pair and the turn on event of the other transistor.

The PWM module allows two different dead-times to be programmed. These two dead-times may be used in one of two methods described below to increase user flexibility:

- The PWM output signals can be optimized for different turn off times in the high side and low side transistors in a complementary pair of transistors. The first dead-time is inserted between the turn off event of the lower transistor of the complementary pair and the turn on event of the upper transistor. The second dead-time is inserted between the turn off event of the upper transistor and the turn on event of the lower transistor.
- The two dead-times can be assigned to individual PWM I/O pin pairs. This Operating mode allows the PWM module to drive different transistor/load combinations with each complementary PWM I/O pin pair.

15.7.1 DEAD-TIME GENERATORS

Each complementary output pair for the PWM module has a 6-bit down counter that is used to produce the dead-time insertion. As shown in Figure 15-5, each dead-time unit has a rising and falling edge detector connected to the duty cycle comparison output.

15.7.2 DEAD-TIME ASSIGNMENT

The DTCON2 SFR contains control bits that allow the dead-times to be assigned to each of the complementary outputs. Table 15-2 summarizes the function of each dead-time selection control bit.

TABLE 15-2: DEAD-TIME SELECTION BITS

Bit	Function
DTS1A	Selects PWM1L/PWM1H active edge dead-time.
DTS1I	Selects PWM1L/PWM1H inactive edge dead-time.
DTS2A	Selects PWM2L/PWM2H active edge dead-time.
DTS2I	Selects PWM2L/PWM2H inactive edge dead-time.
DTS3A	Selects PWM3L/PWM3H active edge dead-time.
DTS3I	Selects PWM3L/PWM3H inactive edge dead-time.
DTS4A	Selects PWM4L/PWM4H active edge dead-time.
DTS4I	Selects PWM4L/PWM4H inactive edge dead-time.

15.7.3 DEAD-TIME RANGES

The amount of dead-time provided by each dead-time unit is selected by specifying the input clock prescaler value and a 6-bit unsigned value. The amount of dead-time provided by each unit may be set independently.

Four input clock prescaler selections have been provided to allow a suitable range of dead-times, based on the device operating frequency. The clock prescaler option may be selected independently for each of the two dead-time values. The dead-time clock prescaler values are selected using the DTAPS<1:0> and DTBPS<1:0> control bits in the DTCON1 SFR. One of four clock prescaler options (Tcy, 2Tcy, 4Tcy or 8Tcy) may be selected for each of the dead-time values.


After the prescaler values are selected, the dead-time for each unit is adjusted by loading two 6-bit unsigned values into the DTCON1 SFR.

The dead-time unit prescalers are cleared on the following events:

- On a load of the down timer due to a duty cycle comparison edge event.
- On a write to the DTCON1 or DTCON2 registers.
- · On any device Reset.

Note: The user should not modify the DTCON1 or DTCON2 values while the PWM module is operating (PTEN = 1). Unexpected results may occur.

FIGURE 15-5: DEAD-TIME TIMING DIAGRAM



15.8 Independent PWM Output

An independent PWM Output mode is required for driving certain types of loads. A particular PWM output pair is in the Independent Output mode when the corresponding PMOD bit in the PWMCON1 register is set. No dead-time control is implemented between adjacent PWM I/O pins when the module is operating in the Independent mode and both I/O pins are allowed to be active simultaneously.

In the Independent mode, each duty cycle generator is connected to both of the PWM I/O pins in an output pair. By using the associated duty cycle register and the appropriate bits in the OVDCON register, the user may select the following signal output options for each PWM I/O pin operating in the Independent mode:

- · I/O pin outputs PWM signal
- I/O pin inactive
- I/O pin active

15.9 Single Pulse PWM Operation

The PWM module produces single pulse outputs when the PTCON control bits PTMOD<1:0> = 10. Only edge aligned outputs may be produced in the Single Pulse mode. In Single Pulse mode, the PWM I/O pin(s) are driven to the active state when the PTEN bit is set. When a match with a duty cycle register occurs, the PWM I/O pin is driven to the inactive state. When a match with the PTPER register occurs, the PTMR register is cleared, all active PWM I/O pins are driven to the inactive state, the PTEN bit is cleared, and an interrupt is generated.

15.10 PWM Output Override

The PWM output override bits allow the user to manually drive the PWM I/O pins to specified logic states, independent of the duty cycle comparison units.

All control bits associated with the PWM output override function are contained in the OVDCON register. The upper half of the OVDCON register contains eight bits, POVDxH<4:1> and POVDxL<4:1>, that determine which PWM I/O pins will be overridden. The lower half of the OVDCON register contains eight bits, POUTxH<4:1> and POUTxL<4:1>, that determine the state of the PWM I/O pins when a particular output is overridden via the POVD bits.

15.10.1 COMPLEMENTARY OUTPUT MODE

When a PWMxL pin is driven active via the OVDCON register, the output signal is forced to be the complement of the corresponding PWMxH pin in the pair. Dead-time insertion is still performed when PWM channels are overridden manually.

15.10.2 OVERRIDE SYNCHRONIZATION

If the OSYNC bit in the PWMCON2 register is set, all output overrides performed via the OVDCON register are synchronized to the PWM time base. Synchronous output overrides occur at the following times:

- Edge Aligned mode, when PTMR is zero.
- · Center Aligned modes, when PTMR is zero and when the value of PTMR matches PTPER.

15.11 PWM Output and Polarity Control

There are three device configuration bits associated with the PWM module that provide PWM output pin

- · HPOL configuration bit
- · LPOL configuration bit
- · PWMPIN configuration bit

These three bits in the FPORBOR configuration register (see Section 21) work in conjunction with the four PWM enable bits (PWMEN<4:1>) located in the PWMCON1 SFR. The configuration bits and PWM enable bits ensure that the PWM pins are in the correct states after a device Reset occurs. The PWMPIN configuration fuse allows the PWM module outputs to be optionally enabled on a device Reset. If PWMPIN = 0, the PWM outputs will be driven to their inactive states at Reset. If PWMPIN = 1 (default), the PWM outputs will be tri-stated. The HPOL bit specifies the polarity for the PWMxH outputs, whereas the LPOL bit specifies the polarity for the PWMxL outputs.

15.11.1 **OUTPUT PIN CONTROL**

The PEN<4:1>H and PEN<4:1>L control bits in the PWMCON1 SFR enable each high PWM output pin and each low PWM output pin, respectively. If a particular PWM output pin not enabled, it is treated as a general purpose I/O pin.

15.12 PWM FAULT Pins

There are two FAULT pins (FLTA and FLTB) associated with the PWM module. When asserted, these pins can optionally drive each of the PWM I/O pins to a defined state.

15.12.1 FAULT PIN ENABLE BITS

The FLTACON and FLTBCON SFRs each have 4 control bits that determine whether a particular pair of PWM I/O pins is to be controlled by the FAULT input pin. To enable a specific PWM I/O pin pair for FAULT overrides, the corresponding bit should be set in the FLTACON or FLTBCON register.

If all enable bits are cleared in the FLTACON or FLTBCON registers, then the corresponding FAULT input pin has no effect on the PWM module and the pin may be used as a general purpose interrupt or I/O pin.

The FAULT pin logic can operate indepen-Note: dent of the PWM logic. If all the enable bits in the FLTACON/FLTBCON register are cleared, then the FAULT pin(s) could be used as general purpose interrupt pin(s). Each FAULT pin has an interrupt vector, interrupt flag bit and interrupt priority bits

FAULT STATES 15.12.2

associated with it.

The FLTACON and FLTBCON special function registers have 8 bits each that determine the state of each PWM I/O pin when it is overridden by a FAULT input. When these bits are cleared, the PWM I/O pin is driven to the inactive state. If the bit is set, the PWM I/O pin will be driven to the active state. The active and inactive states are referenced to the polarity defined for each PWM I/O pin (HPOL and LPOL polarity control bits).

A special case exists when a PWM module I/O pair is in the Complementary mode and both pins are programmed to be active on a FAULT condition. The PWMxH pin always has priority in the Complementary mode, so that both I/O pins cannot be driven active simultaneously.

15.12.3 FAULT PIN PRIORITY

If both FAULT input pins have been assigned to control a particular PWM I/O pin, the FAULT state programmed for the FAULT A input pin will take priority over the FAULT B input pin.

15.12.4 FAULT INPUT MODES

Each of the FAULT input pins has two modes of operation:

- Latched Mode: When the FAULT pin is driven low, the PWM outputs will go to the states defined in the FLTACON/FLTBCON register. The PWM outputs will remain in this state until the FAULT pin is driven high and the corresponding interrupt flag has been cleared in software. When both of these actions have occurred, the PWM outputs will return to normal operation at the beginning of the next PWM cycle or half-cycle boundary. If the interrupt flag is cleared before the FAULT condition ends, the PWM module will wait until the FAULT pin is no longer asserted, to restore the outputs.
- Cycle-by-Cycle Mode: When the FAULT input pin is driven low, the PWM outputs remain in the defined FAULT states for as long as the FAULT pin is held low. After the FAULT pin is driven high, the PWM outputs return to normal operation at the beginning of the following PWM cycle or half-cycle boundary.

The Operating mode for each FAULT input pin is selected using the FLTAM and FLTBM control bits in the FLTACON and FLTBCON Special Function Registers.

Each of the FAULT pins can be controlled manually in software.

15.13 PWM Update Lockout

For a complex PWM application, the user may need to write up to four duty cycle registers and the time base period register, PTPER, at a given time. In some applications, it is important that all buffer registers be written before the new duty cycle and period values are loaded for use by the module.

The PWM update lockout feature is enabled by setting the UDIS control bit in the PWMCON2 SFR. The UDIS bit affects all duty cycle buffer registers and the PWM time base period buffer, PTPER. No duty cycle changes or period value changes will have effect while UDIS = 1.

15.14 PWM Special Event Trigger

The PWM module has a special event trigger that allows A/D conversions to be synchronized to the PWM time base. The A/D sampling and conversion time may be programmed to occur at any point within the PWM period. The special event trigger allows the user to minimize the delay between the time when A/D conversion results are acquired and the time when the duty cycle value is updated.

The PWM special event trigger has an SFR named SEVTCMP, and five control bits to control its operation. The PTMR value for which a special event trigger should occur is loaded into the SEVTCMP register. When the PWM time base is in an Up/Down Counting mode, an additional control bit is required to specify the counting phase for the special event trigger. The count phase is selected using the SEVTDIR control bit in the SEVTCMP SFR. If the SEVTDIR bit is cleared, the special event trigger will occur on the upward counting cycle of the PWM time base. If the SEVTDIR bit is set, the special event trigger will occur on the downward count cycle of the PWM time base. The SEVTDIR control bit has no effect unless the PWM time base is configured for an Up/Down Counting mode.

15.14.1 SPECIAL EVENT TRIGGER POSTSCALER

The PWM special event trigger has a postscaler that allows a 1:1 to 1:16 postscale ratio. The postscaler is configured by writing the SEVOPS<3:0> control bits in the PWMCON2 SFR.

The special event output postscaler is cleared on the following events:

- · Any write to the SEVTCMP register
- · Any device Reset

15.15 PWM Operation During CPU Sleep Mode

The FAULT A and FAULT B input pins have the ability to wake the CPU from Sleep mode. The PWM module generates an interrupt if either of the FAULT pins is driven low while in Sleep.

15.16 PWM Operation During CPU Idle

The PTCON SFR contains a PTSIDL control bit. This bit determines if the PWM module will continue to operate or stop when the device enters Idle mode. If PTSIDL = 0, the module will continue to operate. If PTSIDL = 1, the module will stop operation as long as the CPU remains in Idle mode.

TABLE 15-3: 8-OUTPUT PWM REGISTER MAP

5	5)	;) !													
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
PTCON	01C0	PTEN	1	PTSIDL	1	1	1	1	1		PTOPS<3:0>	3<3:0>		PTCKPS<1:0>	3<1:0>	PTMOD<1:0>	>4:0>	0000 0000 0000 0000
PTMR	01C2	PTDIR							PWM Tin	PWM Timer Count Value	Value							0000 0000 0000 0000
PTPER	01C4	1						Ā	PWM Time Base Period Register	ase Period	1 Register							0000 0000 0000 0000
SEVTCMP	01C6	SEVTDIR						PWN	/ Special E	vent Comp	PWM Special Event Compare Register	ж						0000 0000 0000 0000
PWMCON1	01C8	1	1	-	_	PTMOD4	PTMOD3	PTMOD2	PTMOD1	PEN4H	PEN3H	PEN2H	PEN1H	PEN4L	PEN3L	PEN2L	PEN1L	0000 0000 1111 1111
PWMCON2	01CA	I	-	-	_		SEVOPS<3:0>	S<3:0>		I	I	ı	_	1	1	OSYNC	NDIS	0000 0000 0000 0000
DTCON1	01CC	DTBPS<1:0>	<1:0>			Dead-Tin	me B Value			DTAPS	DTAPS<1:0>			Dead-Time A Value	A Value			0000 0000 0000 0000
DTCON2	01CE	I	1	I	1	-	I	1	1	DTS4A	DTS4I	DTS3A	DTS3I	DTS2A	DTS2I	DTS1A	DTS11	0000 0000 0000 0000
FLTACON	01D0	FAOV4H	FAOV4L	FAOV3H	FAOV3L	FAOV2H	FAOV2L	FAOV1H	FAOV1L	FLTAM	1	1	_	FAEN4	FAEN3	FAEN2	FAEN1	0000 0000 0000 0000
FLTBCON	01D2	FBOV4H	FBOV4L	FBOV3H	FBOV3L	FBOV2H	FBOV2L	FBOV1H	FB0V1L	FLTBM	1	-	_	FBEN4	FBEN3	FBEN2	FBEN1	0000 0000 0000 0000
OVDCON	01D4	POVD4H POVD4L POVD3H POVD3L	POVD4L	РОУВЗН		РОУD2Н	POVD2L	POVD1H	POVD1H POVD1L POUT4H POUT4L	РООТ4Н	POUT4L	РООТЗН	POUT3L	РОUТ2Н	POUT3L POUT2H POUT2L POUT1H POUT1L	РОПТ1Н	POUT1L	1111 1111 0000 0000
PDC1	01D6							PWM	PWM Duty Cycle #1 Register	#1 Regist	er							0000 0000 0000 0000
PDC2	01D8							PWM	PWM Duty Cycle #2 Register	#2 Regist	er							0000 0000 0000 0000
PDC3	01DA							PWM	PWM Duty Cycle #3 Register	#3 Regist	er							0000 0000 0000 0000
PDC4	01DC							PWM	PWM Duty Cycle #4 Register	#4 Regist	Je.							0000 0000 0000 0000
 -	ľ																	

Legend: u = uninitialized bit

TABLE 15-4: 6-OUTPUT PWM REGISTER MAP

	-		· •				•											
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
PTCON	01C0	PTEN	1	PTSIDL	1	1	1	1	I		PTOPS<3:0>	<3:0>		PTCKPS<1:0>	3<1:0>	PTMOD<1:0>	<1:0>	0000 0000 0000 0000
PTMR	01C2	PTDIR							PWM Tir	PWM Timer Count Value	Value							0000 0000 0000 0000
PTPER	01C4	I						4	PWM Time Base Period Register	lase Perioc	l Register							0000 0000 0000 0000
SEVTCMP	01C6	SEVTDIR						PWF	M Special E	vent Comp	PWM Special Event Compare Register	_						0000 0000 0000 0000
PWMCON1	01C8	I	1	1	1	1	PTMOD3	PTMOD2 PTMOD1	PTMOD1	I	PEN3H	PEN2H	PEN1H	ı	PEN3L	PEN2L	PEN1L	0000 0000 0111 0111
PWMCON2	01CA	I	I	-	I		SEVOP	SEVOPS<3:0>		I	1	ı	I	ı	I	OSYNC	SIGN	0000 0000 0000 0000
DTCON1	01CC	-	1	_	1	1	1	1	1	DTAPS<1:0>	3<1:0>		1	Dead-Time A Value	A Value			0000 0000 0000 0000
FLTACON	01D0	1	1	FAOV3H	FAOV3L	FAOV2H	FAOV2L	FAOV1H FAOV1L		FLTAM	_	1	1	1	FAEN3	FAEN2	FAEN1	0000 0000 0000 0000
OVDCON	01D4	1	1	РОУВЗН	POVD3L	POVD2H	POVD2L	POVD1H POVD1L	POVD1L	1	1	РООТЗН	POUT3L	РОUТ2Н	POUT2L	POUT3L POUT2H POUT2L POUT1H POUT1L	POUT1L	0011 1111 0000 0000
PDC1	01D6							PWM	PWM Duty Cycle #1 Register	#1 Regist	er	,						0000 0000 0000 0000
PDC2	01D8							PWM	PWM Duty Cycle #2 Register	#2 Regist	er							0000 0000 0000 0000
PDC3	01DA							PWM	PWM Duty Cycle #3 Register	#3 Regist	er							0000 0000 0000 0000
Legend:	u = unin	u = uninitialized bit																

16.0 SPI™ MODULE

The Serial Peripheral Interface (SPI) module is a synchronous serial interface. It is useful for communicating with other peripheral devices such as EEPROMs, shift registers, display drivers and A/D converters, or other microcontrollers. It is compatible with Motorola's SPI and SIOP interfaces.

16.1 Operating Function Description

Each SPI module consists of a 16-bit shift register, SPIxSR (where x = 1 or 2), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates various status conditions.

The serial interface consists of 4 pins: SDIx (serial data input), SDOx (serial data output), SCKx (shift clock input or output), and \overline{SSx} (active low slave select).

In Master mode operation, SCK is a clock output, but in Slave mode, it is a clock input.

A series of eight (8) or sixteen (16) clock pulses shifts out bits from the SPIxSR to SDOx pin and simultaneously shifts in data from SDIx pin. An interrupt is generated when the transfer is complete and the corresponding interrupt flag bit (SPI1IF or SPI2IF) is set. This interrupt can be disabled through an interrupt enable bit (SPI1IE or SPI2IE).

The receive operation is double buffered. When a complete byte is received, it is transferred from SPIxSR to SPIxBUF.

If the receive buffer is full when new data is being transferred from SPIxSR to SPIxBUF, the module will set the SPIROV bit, indicating an overflow condition. The transfer of the data from SPIxSR to SPIxBUF will not be completed and the new data will be lost. The module will not respond to SCL transitions while SPIROV is 1, effectively disabling the module until SPIxBUF is read by user software.

Transmit writes are also double buffered. The user writes to SPIxBUF. When the master or slave transfer is completed, the contents of the shift register (SPIxSR) is moved to the receive buffer. If any transmit data has been written to the buffer register, the contents of the transmit buffer are moved to SPIxSR. The received data is thus placed in SPIxBUF and the transmit data in SPIxSR is ready for the next transfer.

Note: Both the transmit buffer (SPIxTXB) and the receive buffer (SPIxRXB) are mapped to the same register address, SPIxBUF.

In Master mode, the clock is generated by prescaling the system clock. Data is transmitted as soon as a value is written to SPIxBUF. The interrupt is generated at the middle of the transfer of the last bit. In Slave mode, data is transmitted and received as external clock pulses appear on SCK. Again, the interrupt is generated when the last bit is latched. If \overline{SSx} control is enabled, then transmission and reception are enabled only when $\overline{SSx} = low$. The SDOx output will be disabled in \overline{SSx} mode with \overline{SSx} high.

The clock provided to the module is (Fosc/4). This clock is then prescaled by the primary (PPRE<1:0>) and the secondary (SPRE<2:0>) prescale factors. The CKE bit determines whether transmit occurs on transition from active clock state to Idle clock state, or vice versa. The CKP bit selects the Idle state (high or low) for the clock.

16.1.1 WORD AND BYTE COMMUNICATION

A control bit, MODE16 (SPIxCON<10>), allows the module to communicate in either 16-bit or 8-bit mode. 16-bit operation is identical to 8-bit operation, except that the number of bits transmitted is 16 instead of 8.

The user software must disable the module prior to changing the MODE16 bit. The SPI module is reset when the MODE16 bit is changed by the user.

A basic difference between 8-bit and 16-bit operation is that the data is transmitted out of bit 7 of the SPIxSR for 8-bit operation, and data is transmitted out of bit 15 of the SPIxSR for 16-bit operation. In both modes, data is shifted into bit 0 of the SPIxSR.

16.1.2 SDOx DISABLE

A control bit, DISSDO, is provided to the SPIxCON register to allow the SDOx output to be disabled. This will allow the SPI module to be connected in an input only configuration. SDO can also be used for general purpose I/O.

16.2 Framed SPI Support

The module supports a basic framed SPI protocol in Master or Slave mode. The control bit FRMEN enables framed SPI support and causes the SSx pin to perform the frame synchronization pulse (FSYNC) function. The control bit SPIFSD determines whether the SSx pin is an input or an output (i.e., whether the module receives or generates the frame synchronization pulse). The frame pulse is an active high pulse for a single SPI clock cycle. When frame synchronization is enabled, the data transmission starts only on the subsequent transmit edge of the SPI clock.

FIGURE 16-1: SPI BLOCK DIAGRAM





FIGURE 16-2: SPI MASTER/SLAVE CONNECTION



16.3 Slave Select Synchronization

The \overline{SSx} pin allows a Synchronous Slave mode. The SPI must be configured in SPI Slave mode, with \overline{SSx} pin control enabled (SSEN = 1). When the \overline{SSx} pin is low, transmission and reception are enabled, and the SDOx pin is driven. When \overline{SSx} pin goes high, the SDOx pin is no longer driven. Also, the SPI module is resynchronized, and all counters/control circuitry are reset. Therefore, when the \overline{SSx} pin is asserted low again, transmission/reception will begin at the MS bit, even if \overline{SSx} had been de-asserted in the middle of a transmit/receive.

16.4 SPI Operation During CPU Sleep Mode

During Sleep mode, the SPI module is shut-down. If the CPU enters Sleep mode while an SPI transaction is in progress, then the transmission and reception is aborted.

The transmitter and receiver will stop in Sleep mode. However, register contents are not affected by entering or exiting Sleep mode.

16.5 SPI Operation During CPU Idle Mode

When the device enters Idle mode, all clock sources remain functional. The SPISIDL bit (SPIxSTAT<13>) selects if the SPI module will stop or continue on Idle. If SPISIDL = 0, the module will continue to operate when the CPU enters Idle mode. If SPISIDL = 1, the module will stop when the CPU enters Idle mode.

Δ
⋖
Σ
œ
Ш
<u>S</u>
G
Щ
œ
$\mathbf{\Sigma}$
SPI
ഗ
≟
\mathbf{T}
9
۳
面
₹
H
=

ב ה ה		5	ווי		7														
SFR Name	Addr.	Bit 15	Bit 14	Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11	Bit 12	Bit 11	Bit 10 Bit 9 Bit 8 Bit 7	Bit 9	Bit 8		Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0	Bit 0	Reset State	
SPI1STAT 0220 SPIEN	0220	SPIEN	I	SPISIDL	1	1	I	1	1	1	SPIROV	1	1	1	1	SPITBF	SPIRBF	SPITBF SPIRBF 0000 0000 0000 0000	_
SP11CON 0222	0222		FRMEN	- FRMEN SPIFSD		DISSDO	- DISSDO MODE16 SMP CKE SSEN	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	CKP MSTEN SPRE2 SPRE1 SPRE0 PPRE1 PPRE0 0000 0000 0000 0000	_
SP11BUF 0224	0224							Tra	nsmit and	ransmit and Receive Buffer	Buffer							0000 0000 0000 0000	_

Legend: u = u ninitialized bit

TABLE 16-2: SPI2 REGISTER MAP

SFR Name Addr. Bit 15 Bit 14 Bit 13 Bit 12	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10 Bit 9 Bit 8 Bit 7	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
SPI2STAT	0226	0226 SPIEN	1	SPISIDL	1	I	1	1	1	1	SPIROV	1	1	1	1	SPITBF	SPITBF SPIRBF	0000 0000 0000 0000
SPI2CON	0228	I	FRMEN	- FRMEN SPIFSD	1	DISSDO	MODE 16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	DISSDO MODE16 SMP CKE SSEN CKP MSTEN SPRE2 SPRE1 SPRE0 PPRE1 PPRE0 0000 0000 0000 0000
SPI2BUF	022A							Tra	nsmit anc	Fransmit and Receive Buffer	Buffer							0000 0000 0000 0000

17.0 I²C MODULE

The Inter-Integrated Circuit (I^2C) module provides complete hardware support for both Slave and Multi-Master modes of the I^2C serial communication standard, with a 16-bit interface.

This module offers the following key features:

- I²C interface supporting both Master and Slave operation.
- I²C Slave mode supports 7 and 10-bit address.
- I²C Master mode supports 7 and 10-bit address.
- I²C port allows bi-directional transfers between master and slaves.
- Serial clock synchronization for I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control).
- I²C supports Multi-Master operation; detects bus collision and will arbitrate accordingly.

17.1 Operating Function Description

The hardware fully implements all the master and slave functions of the I²C Standard and Fast mode specifications, as well as 7 and 10-bit addressing.

Thus, the I²C module can operate either as a slave or a master on an I²C bus.

17.1.1 VARIOUS I²C MODES

The following types of I²C operation are supported:

- I²C Slave operation with 7-bit address
- I²C Slave operation with 10-bit address
- I²C Master operation with 7 or 10-bit address

See the I²C programmer's model in Figure 17-1.

FIGURE 17-1: PROGRAMMER'S MODEL

	bit 7	bit 0	I2CRCV (8 bits)
	bit 7	bit 0	I2CTRN (8 bits)
	bit 8	bit 0	I2CBRG (9 bits)
bit 15		bit 0	I2CCON (16-bits)
bit 15		bit 0	I2CSTAT (16-bits)
	bit 9	bit 0	I2CADD (10-bits)

17.1.2 PIN CONFIGURATION IN I²C MODE

 ${\sf I}^2{\sf C}$ has a 2-pin interface; pin SCL is clock and pin SDA is data.

17.1.3 I²C REGISTERS

I2CCON and I2CSTAT are control and status registers, respectively. The I2CCON register is readable and writable. The lower 6 bits of I2CSTAT are read only. The remaining bits of the I2CSTAT are read/write.


I2CRSR is the shift register used for shifting data, whereas I2CRCV is the buffer register to which data bytes are written, or from which data bytes are read. I2CRCV is the receive buffer, as shown in Figure 16-1. I2CTRN is the transmit register to which bytes are written during a transmit operation, as shown in Figure 16-2.

The I2CADD register holds the slave address. A status bit, ADD10, indicates 10-bit Address mode. The I2CBRG acts as the baud rate generator reload value.

In receive operations, I2CRSR and I2CRCV together form a double buffered receiver. When I2CRSR receives a complete byte, it is transferred to I2CRCV and an interrupt pulse is generated. During transmission, the I2CTRN is not double buffered.

Note: Following a Restart condition in 10-bit mode, the user only needs to match the first 7-bit address.

FIGURE 17-2: I²C BLOCK DIAGRAM



17.2 I²C Module Addresses

The I2CADD register contains the Slave mode addresses. The register is a 10-bit register.

If the A10M bit (I2CCON<10>) is '0', the address is interpreted by the module as a 7-bit address. When an address is received, it is compared to the 7 LS bits of the I2CADD register.

If the A10M bit is 1, the address is assumed to be a 10-bit address. When an address is received, it will be compared with the binary value '1 1 1 1 0 A9 A8' (where A9, A8 are two Most Significant bits of I2CADD). If that value matches, the next address will be compared with the Least Significant 8-bits of I2CADD, as specified in the 10-bit addressing protocol.

17.3 I²C 7-bit Slave Mode Operation

Once enabled (I2CEN = 1), the slave module will wait for a Start bit to occur (i.e., the I^2C module is 'Idle'). Following the detection of a Start bit, 8 bits are shifted into I2CRSR and the address is compared against I2CADD. In 7-bit mode (A10M = 0), bits I2CADD<6:0> are compared against I2CRSR<7:1> and I2CRSR<0> is the R_W bit. All incoming bits are sampled on the rising edge of SCL.

If an address match occurs, an acknowledgement will be sent, and the slave event interrupt flag (SI2CIF) is set on the falling edge of the ninth (ACK) bit. The address match does not affect the contents of the I2CRCV buffer or the RBF bit.

17.3.1 SLAVE TRANSMISSION

If the R_W bit received is a '1', then the serial port will go into Transmit mode. It will send ACK on the ninth bit and then hold SCL to '0' until the CPU responds by writing to I2CTRN. SCL is released by setting the SCLREL bit, and 8 bits of data are shifted out. Data bits are shifted out on the falling edge of SCL, such that SDA is valid during SCL high (see timing diagram). The interrupt pulse is sent on the falling edge of the ninth clock pulse, regardless of the status of the ACK received from the master.

17.3.2 SLAVE RECEPTION

If the R_W bit received is a '0' during an address match, then Receive mode is initiated. Incoming bits are sampled on the rising edge of SCL. After 8 bits are received, if I2CRCV is not full or I2COV is not set, I2CRSR is transferred to I2CRCV. ACK is sent on the ninth clock.

If the RBF flag is set, indicating that I2CRCV is still holding data from a previous operation (RBF = 1), then ACK is not sent; however, the interrupt pulse is generated. In the case of an overflow, the contents of the I2CRSR are not loaded into the I2CRCV.

Note:

The I2CRCV will be loaded if the I2COV bit = 1 and the RBF flag = 0. In this case, a read of the I2CRCV was performed, but the user did not clear the state of the I2COV bit before the next receive occurred. The acknowledgement is not sent (ACK = 1) and the I2CRCV is updated.

17.4 I²C 10-bit Slave Mode Operation

In 10-bit mode, the basic receive and transmit operations are the same as in the 7-bit mode. However, the criteria for address match is more complex.

The I²C specification dictates that a slave must be addressed for a write operation, with two address bytes following a Start bit.

The A10M bit is a control bit that signifies that the address in I2CADD is a 10-bit address rather than a 7-bit address. The address detection protocol for the first byte of a message address is identical for 7-bit and 10-bit messages, but the bits being compared are different.

I2CADD holds the entire 10-bit address. Upon receiving an address following a Start bit, I2CRSR <7:3> is compared against a literal '11110' (the default 10-bit address) and I2CRSR<2:1> are compared against I2CADD<9:8>. If a match occurs and if $R_W = 0$, the interrupt pulse is sent. The ADD10 bit will be cleared to indicate a partial address match. If a match fails or $R_W = 1$, the ADD10 bit is cleared and the module returns to the Idle state.

The low byte of the address is then received and compared with I2CADD<7:0>. If an address match occurs, the interrupt pulse is generated and the ADD10 bit is set, indicating a complete 10-bit address match. If an address match did not occur, the ADD10 bit is cleared and the module returns to the Idle state.

17.4.1 10-BIT MODE SLAVE TRANSMISSION

Once a slave is addressed in this fashion, with the full 10-bit address (we will refer to this state as "PRIOR_ADDR_MATCH"), the master can begin sending data bytes for a slave reception operation.

17.4.2 10-BIT MODE SLAVE RECEPTION

Once addressed, the master can generate a Repeated Start, reset the high byte of the address and set the R_W bit without generating a Stop bit, thus initiating a slave transmit operation.

17.5 Automatic Clock Stretch

In the Slave modes, the module can synchronize buffer reads and write to the master device by clock stretching.

17.5.1 TRANSMIT CLOCK STRETCHING

Both 10-bit and 7-bit Transmit modes implement clock stretching by asserting the SCLREL bit after the falling edge of the ninth clock if the TBF bit is cleared, indicating the buffer is empty.

In Slave Transmit modes, clock stretching is always performed, irrespective of the STREN bit.

Clock synchronization takes place following the ninth clock of the transmit sequence. If the device samples an ACK on the falling edge of the ninth clock, and if the TBF bit is still clear, then the SCLREL bit is automatically cleared. The SCLREL being cleared to '0' will assert the SCL line low. The user's ISR must set the SCLREL bit before transmission is allowed to continue. By holding the SCL line low, the user has time to service the ISR and load the contents of the I2CTRN before the master device can initiate another transmit sequence.

- Note 1: If the user loads the contents of I2CTRN, setting the TBF bit before the falling edge of the ninth clock, the SCLREL bit will not be cleared and clock stretching will not occur.
 - 2: The SCLREL bit can be set in software, regardless of the state of the TBF bit.

17.5.2 RECEIVE CLOCK STRETCHING

The STREN bit in the I2CCON register can be used to enable clock stretching in Slave Receive mode. When the STREN bit is set, the SCL pin will be held low at the end of each data receive sequence.

17.5.3 CLOCK STRETCHING DURING 7-BIT ADDRESSING (STREN = 1)

When the STREN bit is set in Slave Receive mode, the SCL line is held low when the buffer register is full. The method for stretching the SCL output is the same for both 7 and 10-bit Addressing modes.

Clock stretching takes place following the ninth clock of the receive sequence. On the falling edge of the ninth clock at the end of the ACK sequence, if the RBF bit is set, the SCLREL bit is automatically cleared, forcing the SCL output to be held low. The user's ISR must set the SCLREL bit before reception is allowed to continue. By holding the SCL line low, the user has time to service the ISR and read the contents of the I2CRCV before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring.

- Note 1: If the user reads the contents of the I2CRCV, clearing the RBF bit before the falling edge of the ninth clock, the SCLREL bit will not be cleared and clock stretching will not occur.
 - 2: The SCLREL bit can be set in software, regardless of the state of the RBF bit. The user should be careful to clear the RBF bit in the ISR before the next receive sequence in order to prevent an overflow condition.

17.5.4 CLOCK STRETCHING DURING 10-BIT ADDRESSING (STREN = 1)

Clock stretching takes place automatically during the addressing sequence. Because this module has a register for the entire address, it is not necessary for the protocol to wait for the address to be updated.

After the address phase is complete, clock stretching will occur on each data receive or transmit sequence as was described earlier.

17.6 Software Controlled Clock Stretching (STREN = 1)

When the STREN bit is '1', the SCLREL bit may be cleared by software to allow software to control the clock stretching. The logic will synchronize writes to the SCLREL bit with the SCL clock. Clearing the SCLREL bit will not assert the SCL output until the module detects a falling edge on the SCL output and SCL is sampled low. If the SCLREL bit is cleared by the user while the SCL line has been sampled low, the SCL output will be asserted (held low). The SCL output will remain low until the SCLREL bit is set, and all other devices on the I²C bus have de-asserted SCL. This ensures that a write to the SCLREL bit will not violate the minimum high time requirement for SCL.

If the STREN bit is '0', a software write to the SCLREL bit will be disregarded and have no effect on the SCLREL bit.

17.7 Interrupts

The I²C module generates two interrupt flags, MI2CIF (I²C Master Interrupt Flag) and SI2CIF (I²C Slave Interrupt Flag). The MI2CIF interrupt flag is activated on completion of a master message event. The SI2CIF interrupt flag is activated on detection of a message directed to the slave.

17.8 Slope Control

The I²C standard requires slope control on the SDA and SCL signals for Fast Mode (400 kHz). The control bit, DISSLW, enables the user to disable slew rate control, if desired. It is necessary to disable the slew rate control for 1 MHz mode.

17.9 IPMI Support

The control bit IPMIEN enables the module to support Intelligent Peripheral Management Interface (IPMI). When this bit is set, the module accepts and acts upon all addresses.

17.10 General Call Address Support

The general call address can address all devices. When this address is used, all devices should, in theory, respond with an acknowledgement.

The general call address is one of eight addresses reserved for specific purposes by the I^2C protocol. It consists of all 0's with R W = 0.

The general call address is recognized when the General Call Enable (GCEN) bit is set (I2CCON<15> = 1). Following a Start bit detection, 8 bits are shifted into I2CRSR and the address is compared with I2CADD, and is also compared with the general call address which is fixed in hardware.

If a general call address match occurs, the I2CRSR is transferred to the I2CRCV after the eighth clock, the RBF flag is set, and on the falling edge of the ninth bit $(\overline{ACK}\ bit)$, the master event interrupt flag (MI2CIF) is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the I2CRCV to determine if the address was device specific, or a general call address.

17.11 I²C Master Support

As a Master device, six operations are supported.

- · Assert a Start condition on SDA and SCL.
- · Assert a Restart condition on SDA and SCL.
- Write to the I2CTRN register initiating transmission of data/address.
- Generate a Stop condition on SDA and SCL.
- Configure the I²C port to receive data.
- Generate an ACK condition at the end of a received byte of data.

17.12 I²C Master Operation

The master device generates all of the serial clock pulses and the Start and Stop conditions. A transfer is ended with a Stop condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I²C bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the data direction bit. In this case, the data direction bit (R_W) is logic 0. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an \overline{ACK} bit is received. Start and Stop conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the data direction bit. In this case, the data direction bit (R_W) is logic 1. Thus, the first byte transmitted is a 7-bit slave address, followed by a '1' to indicate receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an ACK bit is transmitted. Start and Stop conditions indicate the beginning and end of transmission.

17.12.1 I²C MASTER TRANSMISSION

Transmission of a data byte, a 7-bit address, or the second half of a 10-bit address is accomplished by simply writing a value to I2CTRN register. The user should only write to I2CTRN when the module is in a WAIT state. This action will set the buffer full flag (TBF) and allow the baud rate generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted. The Transmit Status Flag, TRSTAT (I2CSTAT<14>), indicates that a master transmit is in progress.

17.12.2 I²C MASTER RECEPTION

Master mode reception is enabled by programming the receive enable (RCEN) bit (I2CCON<11>). The I²C module must be Idle before the RCEN bit is set, otherwise the RCEN bit will be disregarded. The baud rate generator begins counting, and on each rollover, the state of the SCL pin toggles, and data is shifted in to the I2CRSR on the rising edge of each clock.

17.12.3 BAUD RATE GENERATOR

In I²C Master mode, the reload value for the BRG is located in the I2CBRG register. When the BRG is loaded with this value, the BRG counts down to 0 and stops until another reload has taken place. If clock arbitration is taking place, for instance, the BRG is reloaded when the SCL pin is sampled high.

As per the I^2C standard, FSCK may be 100 kHz or 400 kHz. However, the user can specify any baud rate up to 1 MHz. I2CBRG values of 0 or 1 are illegal.

EQUATION 17-1: SERIAL CLOCK RATE

FSCK = FCY / I2CBRG

17.12.4 CLOCK ARBITRATION

Clock arbitration occurs when the master de-asserts the SCL pin (SCL allowed to float high) during any receive, transmit, or Restart/Stop condition. When the SCL pin is allowed to float high, the baud rate generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the baud rate generator is reloaded with the contents of I2CBRG and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device.

17.12.5 MULTI-MASTER COMMUNICATION, BUS COLLISION, AND BUS ARBITRATION

Multi-Master operation support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a 1 on SDA, by letting SDA float high while another master asserts a 0. When the SCL pin floats high, data should be stable. If the expected data on SDA is a 1 and the data sampled on the SDA pin = 0, then a bus collision has taken place. The master will set the MI2CIF pulse and reset the master portion of the I^2 C port to its Idle state.

If a transmit was in progress when the bus collision occurred, the transmission is halted, the TBF flag is cleared, the SDA and SCL lines are de-asserted, and a value can now be written to I2CTRN. When the user services the $\rm I^2C$ master event Interrupt Service Routine, if the $\rm I^2C$ bus is free (i.e., the P bit is set) the user can resume communication by asserting a Start condition.

If a Start, Restart, Stop or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are de-asserted, and the respective control bits in the I2CCON register are cleared to 0. When the user services the bus collision Interrupt Service Routine, and if the I²C bus is free, the user can resume communication by asserting a Start condition.

The Master will continue to monitor the SDA and SCL pins, and if a Stop condition occurs, the MI2CIF bit will be set.

A write to the I2CTRN will start the transmission of data at the first data bit, regardless of where the transmitter left off when bus collision occurred.

In a Multi-Master environment, the interrupt generation on the detection of Start and Stop conditions allows the determination of when the bus is free. Control of the I^2C bus can be taken when the P bit is set in the I2CSTAT register, or the bus is Idle and the S and P bits are cleared.

17.13 I²C Module Operation During CPU Sleep and Idle Modes

17.13.1 I²C OPERATION DURING CPU SLEEP MODE

When the device enters Sleep mode, all clock sources to the module are shutdown and stay at logic '0'. If Sleep occurs in the middle of a transmission, and the state machine is partially into a transmission as the clocks stop, then the transmission is aborted. Similarly, if Sleep occurs in the middle of a reception, then the reception is aborted.

17.13.2 I²C OPERATION DURING CPU IDLE MODE

For the I 2 C, the I2CSIDL bit selects if the module will stop on Idle or continue on Idle. If I2CSIDL = 0, the module will continue operation on assertion of the Idle mode. If I2CSIDL = 1, the module will stop on Idle.

ΑP
Σ
ER
STE
Ö
R
ပ
· <u> </u>
<u></u>
7
П
뮵
₹
-

!	:		i)															
R Name Addr.	Addr.	Bit 15	Bit 14	Bit 13	Bit 12 Bit 1	1	Bit 10	Bit 10 Bit 9 Bit 8	Bit 8	Bit 7	Bit 6	Bit 5	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
RCV	0200	1	1		1	1			I				Receive Register	egister				0000 0000 0000 0000
TRN	0202		1		I	1							Transmit Register	egister				0000 0000 1111 1111
BRG	0204	-	1	ı	ı	1						Baud R	Baud Rate Generator	ator				0000 0000 0000 0000
CON	0206	12CEN	1	I2CSIDL SCLREL		IPMIEN	A10M	I A10M DISSLW SMEN GCEN STREN ACKDT ACKEN RCEN PEN RSEN	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	SEN 0001 0000 0000 0000
STAT	0208	0208 ACKSTAT TRSTAT	TRSTAT	1	ı		BCL	BCL GCSTAT ADD10 IWCOL I2COV D_A	ADD10	IWCOL	IZCOV	D_A	Ь	S	R_W	R_W RBF	TBF	TBF 0000 0000 0000 0000
ADD	020A		1		I	1					,	Address Register	egister					0000 0000 0000 0000

Legend: u = uninitialized bit

NOTES:

18.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART) MODULE

This section describes the Universal Asynchronous Receiver/Transmitter Communications module.


18.1 UART Module Overview

The key features of the UART module are:

- Full-duplex, 8 or 9-bit data communication
- Even, Odd or No Parity options (for 8-bit data)
- · One or two Stop bits

- Fully integrated Baud Rate Generator with 16-bit prescaler
- Baud rates range from 38 bps to 1.875 Mbps at a 30 MHz instruction rate
- · 4-word deep transmit data buffer
- · 4-word deep receive data buffer
- · Parity, Framing and Buffer Overrun error detection
- Support for Interrupt only on Address Detect (9th bit = 1)
- · Separate Transmit and Receive Interrupts
- · Loopback mode for diagnostic support

FIGURE 18-1: UART TRANSMITTER BLOCK DIAGRAM






FIGURE 18-2: UART RECEIVER BLOCK DIAGRAM

18.2 Enabling and Setting Up UART

18.2.1 ENABLING THE UART

The UART module is enabled by setting the UARTEN bit in the UxMODE register (where x = 1 or 2). Once enabled, the UxTX and UxRX pins are configured as an output and an input respectively, overriding the TRIS and LATCH register bit settings for the corresponding I/O port pins. The UxTX pin is at logic '1' when no transmission is taking place.

18.2.2 DISABLING THE UART

The UART module is disabled by clearing the UARTEN bit in the UxMODE register. This is the default state after any Reset. If the UART is disabled, all I/O pins operate as port pins under the control of the latch and TRIS bits of the corresponding port pins.

Disabling the UART module resets the buffers to empty states. Any data characters in the buffers are lost, and the baud rate counter is reset.

All error and status flags associated with the UART module are reset when the module is disabled. The URXDA, OERR, FERR, PERR, UTXEN, UTXBRK and UTXBF bits are cleared, whereas RIDLE and TRMT are set. Other control bits, including ADDEN, URXISEL<1:0>, UTXISEL, as well as the UxMODE and UxBRG registers, are not affected.

Clearing the UARTEN bit while the UART is active will abort all pending transmissions and receptions and reset the module as defined above. Re-enabling the UART will restart the UART in the same configuration.

18.2.3 ALTERNATE I/O

The alternate I/O function is enabled by setting the ALTIO bit (UxMODE<10>). If ALTIO = 1, the UxATX and UxARX pins (alternate transmit and alternate receive pins, respectively) are used by the UART module instead of the UxTX and UxRX pins. If ALTIO = 0, the UxTX and UxRX pins are used by the UART module.

18.2.4 SETTING UP DATA, PARITY AND STOP BIT SELECTIONS

Control bits PDSEL<1:0> in the UxMODE register are used to select the data length and parity used in the transmission. The data length may either be 8-bits with even, odd or no parity, or 9-bits with no parity.

The STSEL bit determines whether one or two Stop bits will be used during data transmission.

The default (Power-on) setting of the UART is 8 bits, no parity, 1 Stop bit (typically represented as 8, N, 1).

18.3 Transmitting Data

18.3.1 TRANSMITTING IN 8-BIT DATA MODE

The following steps must be performed in order to transmit 8-bit data:

1. Set up the UART:

First, the data length, parity and number of Stop bits must be selected. Then, the Transmit and Receive Interrupt enable and priority bits are setup in the UxMODE and UxSTA registers. Also, the appropriate baud rate value must be written to the UxBRG register.

- Enable the UART by setting the UARTEN bit (UxMODE<15>).
- Set the UTXEN bit (UxSTA<10>), thereby enabling a transmission.
- 4. Write the byte to be transmitted to the lower byte of UxTXREG. The value will be transferred to the Transmit Shift register (UxTSR) immediately and the serial bit stream will start shifting out during the next rising edge of the baud clock. Alternatively, the data byte may be written while UTXEN = 0, following which, the user may set UTXEN. This will cause the serial bit stream to begin immediately because the baud clock will start from a cleared state.
- A Transmit interrupt will be generated depending on the value of the interrupt control bit UTXISEL (UxSTA<15>).

18.3.2 TRANSMITTING IN 9-BIT DATA MODE

The sequence of steps involved in the transmission of 9-bit data is similar to 8-bit transmission, except that a 16-bit data word (of which the upper 7 bits are always clear) must be written to the UxTXREG register.

18.3.3 TRANSMIT BUFFER (UXTXB)

The transmit buffer is 9-bits wide and 4 characters deep. Including the Transmit Shift Register (UxTSR), the user effectively has a 5-deep FIFO (First In First Out) buffer. The UTXBF status bit (UxSTA<9>) indicates whether the transmit buffer is full.

If a user attempts to write to a full buffer, the new data will not be accepted into the FIFO, and no data shift will occur within the buffer. This enables recovery from a buffer overrun condition.

The FIFO is reset during any device Reset, but is not affected when the device enters or wakes up from a Power Saving mode.

18.3.4 TRANSMIT INTERRUPT

The transmit interrupt flag (U1TXIF or U2TXIF) is located in the corresponding interrupt flag register.

The transmitter generates an edge to set the UxTXIF bit. The condition for generating the interrupt depends on UTXISEL control bit:

- a) If UTXISEL = 0, an interrupt is generated when a word is transferred from the Transmit buffer to the Transmit Shift register (UxTSR). This implies that the transmit buffer has at least one empty word.
- b) If UTXISEL = 1, an interrupt is generated when a word is transferred from the Transmit buffer to the Transmit Shift register (UxTSR) and the Transmit buffer is empty.

Switching between the two interrupt modes during operation is possible and sometimes offers more flexibility.

18.3.5 TRANSMIT BREAK

Setting the UTXBRK bit (UxSTA<11>) will cause the UxTX line to be driven to logic '0'. The UTXBRK bit overrides all transmission activity. Therefore, the user should generally wait for the transmitter to be Idle before setting UTXBRK.

To send a break character, the UTXBRK bit must be set by software and must remain set for a minimum of 13 baud clock cycles. The UTXBRK bit is then cleared by software to generate Stop bits. The user must wait for a duration of at least one or two baud clock cycles in order to ensure a valid Stop bit(s) before reloading the UxTXB or starting other transmitter activity. Transmission of a break character does not generate a transmit interrupt.

18.4 Receiving Data

18.4.1 RECEIVING IN 8-BIT OR 9-BIT DATA MODE

The following steps must be performed while receiving 8-bit or 9-bit data:

- 1. Set up the UART (see Section 18.3.1).
- 2. Enable the UART (see Section 18.3.1).
- A receive interrupt will be generated when one or more data words have been received, depending on the receive interrupt settings specified by the URXISEL bits (UxSTA<7:6>).
- 4. Read the OERR bit to determine if an overrun error has occurred. The OERR bit must be reset in software.
- Read the received data from UxRXREG. The act of reading UxRXREG will move the next word to the top of the receive FIFO, and the PERR and FERR values will be updated.

18.4.2 RECEIVE BUFFER (UxRXB)

The receive buffer is 4 words deep. Including the Receive Shift register (UxRSR), the user effectively has a 5-word deep FIFO buffer.

URXDA (UxSTA<0>) = 1 indicates that the receive buffer has data available. URXDA = 0 implies that the buffer is empty. If a user attempts to read an empty buffer, the old values in the buffer will be read and no data shift will occur within the FIFO.

The FIFO is reset during any device Reset. It is not affected when the device enters or wakes up from a Power Saving mode.

18.4.3 RECEIVE INTERRUPT

The receive interrupt flag (U1RXIF or U2RXIF) can be read from the corresponding interrupt flag register. The interrupt flag is set by an edge generated by the receiver. The condition for setting the receive interrupt flag depends on the settings specified by the URXISEL<1:0> (UxSTA<7:6>) control bits.

- a) If URXISEL<1:0> = 00 or 01, an interrupt is generated every time a data word is transferred from the Receive Shift Register (UxRSR) to the Receive Buffer. There may be one or more characters in the receive buffer.
- b) If URXISEL<1:0> = 10, an interrupt is generated when a word is transferred from the Receive Shift Register (UxRSR) to the Receive Buffer, which, as a result of the transfer, contains 3 characters.
- c) If URXISEL<1:0> = 11, an interrupt is set when a word is transferred from the Receive Shift Register (UxRSR) to the Receive Buffer, which, as a result of the transfer, contains 4 characters (i.e., becomes full).

Switching between the Interrupt modes during operation is possible, though generally not advisable during normal operation.

18.5 Reception Error Handling

18.5.1 RECEIVE BUFFER OVERRUN ERROR (OERR BIT)

The OERR bit (UxSTA<1>) is set if all of the following conditions occur:

- a) The receive buffer is full.
- b) The receive shift register is full, but unable to transfer the character to the receive buffer.
- c) The Stop bit of the character in the UxRSR is detected, indicating that the UxRSR needs to transfer the character to the buffer.

Once OERR is set, no further data is shifted in UxRSR (until the OERR bit is cleared in software or a Reset occurs). The data held in UxRSR and UxRXREG remains valid.

18.5.2 FRAMING ERROR (FERR)

The FERR bit (UxSTA<2>) is set if a '0' is detected instead of a Stop bit. If two Stop bits are selected, both Stop bits must be '1', otherwise FERR will be set. The read only FERR bit is buffered along with the received data. It is cleared on any Reset.

18.5.3 PARITY ERROR (PERR)

The PERR bit (UxSTA<3>) is set if the parity of the received word is incorrect. This error bit is applicable only if a Parity mode (odd or even) is selected. The read only PERR bit is buffered along with the received data bytes. It is cleared on any Reset.

18.5.4 IDLE STATUS

When the receiver is active (i.e., between the initial detection of the Start bit and the completion of the Stop bit), the RIDLE bit (UxSTA<4>) is '0'. Between the completion of the Stop bit and detection of the next Start bit, the RIDLE bit is '1', indicating that the UART is Idle.

18.5.5 RECEIVE BREAK

The receiver will count and expect a certain number of bit times based on the values programmed in the PDSEL (UxMODE<2:1>) and STSEL (UxMODE<0>) bits.

If the break is longer than 13 bit times, the reception is considered complete after the number of bit times specified by PDSEL and STSEL. The URXDA bit is set, FERR is set, zeros are loaded into the receive FIFO, interrupts are generated, if appropriate and the RIDLE bit is set.

When the module receives a long break signal and the receiver has detected the Start bit, the data bits and the invalid Stop bit (which sets the FERR), the receiver must wait for a valid Stop bit before looking for the next Start bit. It cannot assume that the break condition on the line is the next Start bit.

Break is regarded as a character containing all 0's, with the FERR bit set. The break character is loaded into the buffer. No further reception can occur until a Stop bit is received. Note that RIDLE goes high when the Stop bit has not been received yet.

18.6 Address Detect Mode

Setting the ADDEN bit (UxSTA<5>) enables this special mode, in which a 9th bit (URX8) value of '1' identifies the received word as an address rather than data. This mode is only applicable for 9-bit data communication. The URXISEL control bit does not have any impact on interrupt generation in this mode, since an interrupt (if enabled) will be generated every time the received word has the 9th bit set.

18.7 Loopback Mode

Setting the LPBACK bit enables this special mode in which the UxTX pin is internally connected to the UxRX pin. When configured for the loopback mode, the UxRX pin is disconnected from the internal UART receive logic. However, the UxTX pin still functions as in a normal operation.

To select this mode:

- a) Configure UART for desired mode of operation.
- b) Set LPBACK = 1 to enable Loopback mode.
- c) Enable transmission as defined in Section 18.3.

18.8 Baud Rate Generator

The UART has a 16-bit baud rate generator to allow maximum flexibility in baud rate generation. The baud rate generator register (UxBRG) is readable and writable. The baud rate is computed as follows:

BRG = 16-bit value held in UxBRG register (0 through 65535)

Fcy = Instruction Clock Rate (1/Tcy)

The Baud Rate is given by Equation 18-1.

EQUATION 18-1: BAUD RATE

Baud Rate = FCY / (16*(BRG+1))

Therefore, maximum baud rate possible is

Fcy /16 (if BRG = 0),

and the minimum baud rate possible is

Fcy / (16* 65536).

With a full 16-bit baud rate generator, at 30 MIPs operation, the minimum baud rate achievable is 28.5 bps.

18.9 Auto Baud Support

To allow the system to determine baud rates of received characters, the input can be optionally linked to a selected capture input. To enable this mode, the user must program the input capture module to detect the falling and rising edges of the Start bit.

18.10 UART Operation During CPU Sleep and Idle Modes

18.10.1 UART OPERATION DURING CPU SLEEP MODE

When the device enters Sleep mode, all clock sources to the module are shutdown and stay at logic '0'. If entry into Sleep mode occurs while a transmission is in progress, then the transmission is aborted. The UxTX pin is driven to logic '1'. Similarly, if entry into Sleep mode occurs while a reception is in progress, then the reception is aborted. The UxSTA, UxMODE, transmit and receive registers and buffers, and the UxBRG register are not affected by Sleep mode.

If the Wake bit (UxSTA<7>) is set before the device enters Sleep mode, then a falling edge on the UxRX pin will generate a receive interrupt. The Receive Interrupt Select mode bit (URXISEL) has no effect for this function. If the receive interrupt is enabled, then this will wake-up the device from Sleep. The UARTEN bit must be set in order to generate a wake-up interrupt.

18.10.2 UART OPERATION DURING CPU IDLE MODE

For the UART, the USIDL bit selects if the module will stop operation when the device enters Idle mode, or whether the module will continue on Idle. If USIDL = 0, the module will continue operation during Idle mode. If USIDL = 1, the module will stop on Idle.

Δ
AP
S
_
\simeq
Ш
\vdash
ഗ
ᇄ
REGISTE
₩
-
$\overline{}$
UART
Ľ
⋖
\supset

7 8,
-
Ш
TABL
Щ
◩
_

	:		!																	
SFR Name Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 5 Bit 4 Bit 3 Bit 2 Bit 1	Bit 0	F	Reset State	ө
U1MODE	020C	1MODE 020C UARTEN	1	USIDL	1	1	ALTIO	1	1	WAKE	WAKE LPBACK ABAUD	ABAUD	1	1	PDSEL1	PDSEL1 PDSEL0 STSEL 0000 0000 0000 0000	STSEL	0 0000	000 000	00000
U1STA	020E	11STA 020E UTXISEL	1	_	-	UTXBRK	UTXEN	UTXEN UTXBF	TRMT	TRMT URXISEL1 URXISEL0 ADDEN RIDLE PERR	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR URXDA 0000 0001 0001 0000	URXDA	0 0000	001 000	1 0000
U1TXREG 0210	0210	_	1	1	1	I	-	-	UTX8			Tre	Transmit Register	gister				0 0000	nnnn nnnn n000 0000	nnnn n
U1RXREG 0212	0212	_	1	1		1	_	_	URX8			Re	Receive Register	gister				0 0000	0000 0000 0000 0000	0000 0
U1BRG	0214							Baı	ud Rate Ge	Baud Rate Generator Prescaler	caler							0 0000	0000 0000 0000 0000	0000 0

Legend:

TABLE 18-2: UART2 REGISTER MAP

SFR Name	Addr.	Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 10 Bit 9 Bit 8	Bit 8	Bit 7	Bit 6	Bit 5 Bit 4 Bit 3 Bit 2	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Re	Reset State	Ф
U2MODE 0216 UARTEN	0216	UARTEN	I	NSIDF	I	I	I	I	1	WAKE	WAKE LPBACK ABAUD	ABAUD	1	I	PDSEL1	- PDSEL1 PDSEL0 STSEL 0000 0000 0000 0000	STSEL	0000	000 00	0000 0
U2STA		0218 UTXISEL	Ι	1	1	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	UTXEN UTXBF TRMT URXISEL1 URXISEL0 ADDEN RIDLE PERR FERR OERR URXDA 0000 0001 0001 0000	ADDEN	RIDLE	PERR	FERR	SERR	URXDA	0000	01 000	1 0000
U2TXREG 021A	021A	I	-	1	1	I	I	1	UTX8			Tr	Transmit Register	gister				nnnn nnnn n000 0000	nnn no	nnnn r
U2RXREG 021C	021C	_	_	1	1	I	I	1	URX8			Ŗ	Receive Register	gister				0000 0000 0000 0000	000 00	0000 0
U2BRG	021E							В	aud Rate	Baud Rate Generator Prescaler	escaler							0000 0000 0000 0000	000 00	0000 0

gend: u = uninitialized bit

NOTES:

19.0 CAN MODULE

19.1 Overview

The Controller Area Network (CAN) module is a serial interface, useful for communicating with other CAN modules or microcontroller devices. This interface/ protocol was designed to allow communications within noisy environments.

The CAN module is a communication controller implementing the CAN 2.0 A/B protocol, as defined in the BOSCH specification. The module will support CAN 1.2, CAN 2.0A, CAN2.0B Passive and CAN 2.0B Active versions of the protocol. The module implementation is a full CAN system. The CAN specification is not covered within this data sheet. The reader may refer to the BOSCH CAN specification for further details.

The module features are as follows:

- Implementation of the CAN protocol CAN 1.2, CAN 2.0A and CAN 2.0B
- · Standard and extended data frames
- · 0-8 bytes data length
- · Programmable bit rate up to 1 Mbit/sec
- · Support for remote frames
- Double buffered receiver with two prioritized received message storage buffers (each buffer may contain up to 8 bytes of data)
- 6 full (standard/extended identifier) acceptance filters, 2 associated with the high priority receive buffer, and 4 associated with the low priority receive buffer
- 2 full acceptance filter masks, one each associated with the high and low priority receive buffers
- Three transmit buffers with application specified prioritization and abort capability (each buffer may contain up to 8 bytes of data)
- Programmable wake-up functionality with integrated low pass filter
- Programmable Loopback mode supports self-test operation
- Signaling via interrupt capabilities for all CAN receiver and transmitter error states
- · Programmable clock source
- Programmable link to timer module for time-stamping and network synchronization
- · Low power Sleep and Idle mode

The CAN bus module consists of a protocol engine, and message buffering/control. The CAN protocol engine handles all functions for receiving and transmitting messages on the CAN bus. Messages are transmitted by first loading the appropriate data registers. Status and errors can be checked by reading the appropriate registers. Any message detected on the CAN bus is checked for errors and then matched against filters to see if it should be received and stored in one of the receive registers.

19.2 Frame Types

The CAN module transmits various types of frames, which include data messages or remote transmission Requests initiated by the user as other frames that are automatically generated for control purposes. The following frame types are supported:

· Standard Data Frame

A Standard Data Frame is generated by a node when the node wishes to transmit data. It includes a 11-bit Standard Identifier (SID) but not an 18-bit Extended Identifier (EID).

· Extended Data Frame

An Extended Data Frame is similar to a Standard Data Frame, but includes an Extended Identifier as well.

· Remote Frame

It is possible for a destination node to request the data from the source. For this purpose, the destination node sends a Remote Frame with an identifier that matches the identifier of the required Data Frame. The appropriate data source node will then send a Data Frame as a response to this Remote request.

Error Frame

An Error Frame is generated by any node that detects a bus error. An error frame consists of 2 fields: an Error Flag field and an Error Delimiter field.

· Overload Frame

An Overload Frame can be generated by a node as a result of 2 conditions. First, the node detects a dominant bit during Interframe Space which is an illegal condition. Second, due to internal conditions, the node is not yet able to start reception of the next message. A node may generate a maximum of 2 sequential Overload Frames to delay the start of the next message.

· Interframe Space

Interframe Space separates a proceeding frame (of whatever type) from a following Data or Remote Frame.




FIGURE 19-1: CAN BUFFERS AND PROTOCOL ENGINE BLOCK DIAGRAM

19.3 Modes of Operation

The CAN Module can operate in one of several operation modes selected by the user. These modes include:

- · Initialization Mode
- · Disable Mode
- · Normal Operation Mode
- · Listen Only Mode
- · Loop Back Mode
- · Error Recognition Mode

Modes are requested by setting the REQOP<2:0> bits (CiCTRL<10:8>), except the Error Recognition Mode which is requested through the RXM<1:0> bits (CiRXnCON<6:5>, where n = 0 or 1 represents a particular receive buffer). Entry into a mode is acknowledged by monitoring the OPMODE<2:0> bits (CiCTRL<7:5>). The module will not change the mode and the OPMODE bits until a change in mode is acceptable, generally during bus idle time which is defined as at least 11 consecutive recessive bits.

19.3.1 INITIALIZATION MODE

In the Initialization mode, the module will not transmit or receive. The error counters are cleared and the interrupt flags remain unchanged. The programmer will have access to configuration registers that are access restricted in other modes. The module will protect the user from accidentally violating the CAN protocol through programming errors. All registers which control the configuration of the module can not be modified while the module is on-line. The CAN module will not be allowed to enter the configuration mode while a transmission is taking place. The Configuration mode serves as a lock to protect the following registers.

- · All Module Control Registers
- Baud Rate and interrupt Configuration Registers
- · Bus Timing Registers
- · Identifier Acceptance Filter Registers
- · Identifier Acceptance Mask Registers

19.3.2 DISABLE MODE

In Disable Mode, the module will not transmit or receive. The module has the ability to set the WAKIF bit due to bus activity, however any pending interrupts will remain and the error counters will retain their value.

If the REQOP<2:0> bits (CiCTRL<10:8>) = '001', the module will enter the module disable mode. If the module is active, the module will wait for 11 recessive bits on the CAN bus, detect that condition as an idle bus, then accept the module disable command. When the OPMODE<2:0> bits (CiCTRL<7:5>) = '001', that indicates whether the module successfully went into module disable mode. The I/O pins will revert to normal I/O function when the module is in the module disable mode.

The module can be programmed to apply a low-pass filter function to the CiRX input line while the module or the CPU is in Sleep mode. The WAKFIL bit (CiCFG2<14>) enables or disables the filter.

Note

Typically, if the CAN module is allowed to transmit in a particular mode of operation and a transmission is requested immediately after the CAN module has been placed in that mode of operation, the module waits for 11 consecutive recessive bits on the bus before starting transmission. If the user switches to Disable Mode within this 11-bit period, then this transmission is aborted and the corresponding TXABT bit is set and TXREQ bit is cleared.

19.3.3 NORMAL OPERATION MODE

Normal operating mode is selected when REQOP<2:0> = '000'. In this mode, the module is activated, the I/O pins will assume the CAN bus functions. The module will transmit and receive CAN bus messages via the CxTX and CxRX pins.

19.3.4 LISTEN ONLY MODE

If the listen only mode is activated, the module on the CAN bus is passive. The transmitter buffers revert to the Port I/O function. The receive pins remain inputs. For the receiver, no error flags or acknowledge signals are sent. The error counters are deactivated in this state. The listen only mode can be used for detecting the baud rate on the CAN bus. To use this, it is necessary that there are at least two further nodes that communicate with each other.

19.3.5 ERROR RECOGNITION MODE

The module can be set to ignore all errors and receive any message. The error recognition mode is activated by setting the RXM<1:0> bits (CiRXnCON<6:5>) registers to '11'. In this mode the data which is in the message assembly buffer until the time an error occurred, is copied in the receive buffer and can be read via the CPU interface.

19.3.6 LOOP BACK MODE

If the loopback mode is activated, the module will connect the internal transmit signal to the internal receive signal at the module boundary. The transmit and receive pins revert to their Port I/O function.

19.4 Message Reception

19.4.1 RECEIVE BUFFERS

The CAN bus module has 3 receive buffers. However, one of the receive buffers is always committed to monitoring the bus for incoming messages. This buffer is called the message assembly buffer (MAB). So there are 2 receive buffers visible, RXB0 and RXB1, that can essentially instantaneously receive a complete message from the protocol engine.

All messages are assembled by the MAB, and are transferred to the RXBn buffers only if the acceptance filter criterion are met. When a message is received, the RXnIF flag (CiINTF<0> or CiINRF<1>) will be set. This bit can only be set by the module when a message is received. The bit is cleared by the CPU when it has completed processing the message in the buffer. If the RXnIE bit (CiINTE<0> or CiINTE<1>) is set, an interrupt will be generated when a message is received.

RXF0 and RXF1 filters with RXM0 mask are associated with RXB0. The filters RXF2, RXF3, RXF4, and RXF5 and the mask RXM1 are associated with RXB1.

MESSAGE ACCEPTANCE FILTERS 19.4.2

The message acceptance filters and masks are used to determine if a message in the message assembly buffer should be loaded into either of the receive buffers. Once a valid message has been received into the Message Assembly Buffer (MAB), the identifier fields of the message are compared to the filter values. If there is a match, that message will be loaded into the appropriate receive buffer.

The acceptance filter looks at incoming messages for the RXIDE bit (CiRXnSID<0>) to determine how to compare the identifiers. If the RXIDE bit is clear, the message is a standard frame, and only filters with the EXIDE bit (CiRXFnSID<0>) clear are compared. If the RXIDE bit is set, the message is an extended frame, and only filters with the EXIDE bit set are compared. Configuring the RXM<1:0> bits to 01 or 10 can override the EXIDE bit.

19.4.3 MESSAGE ACCEPTANCE FILTER **MASKS**

The mask bits essentially determine which bits to apply the filter to. If any mask bit is set to a zero, then that bit will automatically be accepted regardless of the filter bit. There are 2 programmable acceptance filter masks associated with the receive buffers, one for each buffer.

19.4.4 RECEIVE OVERRUN

An overrun condition occurs when the Message Assembly Buffer (MAB) has assembled a valid received message, the message is accepted through the acceptance filters, and when the receive buffer associated with the filter has not been designated as clear of the previous message.

The overrun error flag, RXnOVR (CiINTF<15> or CiINTF<14>) and the ERRIF bit (CiINTF<5>) will be set and the message in the MAB will be discarded.

If the DBEN bit is clear, RXB1 and RXB0 operate independently. When this is the case, a message intended for RXB0 will not be diverted into RXB1 if RXB0 contains an unread message and the RX0OVR bit will be

If the DBEN bit is set, the overrun for RXB0 is handled differently. If a valid message is received for RXB0 and RXFUL = 1 indicates that RXB0 is full, and RXFUL = 0 indicates that RXB1 is empty, the message for RXB0 will be loaded into RXB1. An overrun error will not be generated for RXB0. If a valid message is received for RXB0 and RXFUL = 1, and RXFUL = 1 indicating that both RXB0 and RXB1 are full, the message will be lost and an overrun will be indicated for RXB1.

RECEIVE ERRORS 19.4.5

The CAN module will detect the following receive

- · Cyclic Redundancy Check (CRC) Error
- · Bit Stuffing Error
- Invalid message receive error

These receive errors do not generate an interrupt. However, the receive error counter is incremented by one in case one of these errors occur. The RXWAR bit (CiINTF<9>) indicates that the Receive Error Counter has reached the CPU warning limit of 96 and an interrupt is generated.

RECEIVE INTERRUPTS 19.4.6

Receive interrupts can be divided into 3 major groups, each including various conditions that generate interrupts:

· Receive Interrupt

A message has been successfully received and loaded into one of the receive buffers. This interrupt is activated immediately after receiving the End-of-Frame (EOF) field. Reading the RXnIF flag will indicate which receive buffer caused the interrupt.

· Wake-up interrupt

The CAN module has woken up from Disable Mode or the device has woken up from Sleep mode.

Receive Error Interrupts

A receive error interrupt will be indicated by the ERRIF bit. This bit shows that an error condition occurred. The source of the error can be determined by checking the bits in the CAN Interrupt Status Register CilNTF.

- · Invalid message received
- If any type of error occurred during reception of the last message, an error will be indicated by the IVRIF bit.
- · Receiver overrun
- The RXnOVR bit indicates that an overrun condition occurred.
- · Receiver warning
- The RXWAR bit indicates that the Receive Error Counter (RERRCNT<7:0>) has reached the Warning limit of 96.
- · Receiver error passive
- The RXEP bit indicates that the Receive Error Counter has exceeded the Error Passive limit of 127 and the module has gone into Error Passive state.

19.5 Message Transmission

19.5.1 TRANSMIT BUFFERS

The CAN module has three transmit buffers. Each of the three buffers occupies 14 bytes of data. Eight of the bytes are the maximum 8 bytes of the transmitted message. Five bytes hold the standard and extended identifiers and other message arbitration information.

19.5.2 TRANSMIT MESSAGE PRIORITY

Transmit priority is a prioritization within each node of the pending transmittable messages. There are 4 levels of transmit priority. If TXPRI<1:0> (CiTXnCON<1:0>, where n=0, 1 or 2 represents a particular transmit buffer) for a particular message buffer is set to '11', that buffer has the highest priority. If TXPRI<1:0> for a particular message buffer is set to '10' or '01', that buffer has an intermediate priority. If TXPRI<1:0> for a particular message buffer is '00', that buffer has the lowest priority.

19.5.3 TRANSMISSION SEQUENCE

To initiate transmission of the message, the TXREQ bit (CiTXnCON<3>) must be set. The CAN bus module resolves any timing conflicts between setting of the TXREQ bit and the Start of Frame (SOF), ensuring that if the priority was changed, it is resolved correctly before the SOF occurs. When TXREQ is set, the TXABT (CiTXnCON<6>), TXLARB (CiTXnCON<5>) and TXERR (CiTXnCON<4>) flag bits are automatically cleared.

Setting TXREQ bit simply flags a message buffer as enqueued for transmission. When the module detects an available bus, it begins transmitting the message which has been determined to have the highest priority.

If the transmission completes successfully on the first attempt, the TXREQ bit is cleared automatically and an interrupt is generated if TXIE was set.

If the message transmission fails, one of the error condition flags will be set and the TXREQ bit will remain set indicating that the message is still pending for transmission. If the message encountered an error condition during the transmission attempt, the TXERR bit will be set and the error condition may cause an interrupt. If the message loses arbitration during the transmission attempt, the TXLARB bit is set. No interrupt is generated to signal the loss of arbitration.

19.5.4 ABORTING MESSAGE TRANSMISSION

The system can also abort a message by clearing the TXREQ bit associated with each message buffer. Setting the ABAT bit (CiCTRL<12>) will request an abort of all pending messages. If the message has not yet started transmission, or if the message started but is interrupted by loss of arbitration or an error, the abort will be processed. The abort is indicated when the module sets the TXABT bit, and the TXnIF flag is not automatically set.

19.5.5 TRANSMISSION ERRORS

The CAN module will detect the following transmission errors:

- Acknowledge Error
- Form Error
- · Bit Error

These transmission errors will not necessarily generate an interrupt but are indicated by the transmission error counter. However, each of these errors will cause the transmission error counter to be incremented by one. Once the value of the error counter exceeds the value of 96, the ERRIF (CiINTF<5>) and the TXWAR bit (CiINTF<10>) are set. Once the value of the error counter exceeds the value of 96, an interrupt is generated and the TXWAR bit in the error flag register is set.

19.5.6 TRANSMIT INTERRUPTS

Transmit interrupts can be divided into 2 major groups, each including various conditions that generate interrupts:

· Transmit Interrupt

At least one of the three transmit buffers is empty (not scheduled) and can be loaded to schedule a message for transmission. Reading the TXnIF flags will indicate which transmit buffer is available and caused the interrupt.

· Transmit Error Interrupts

A transmission error interrupt will be indicated by the ERRIF flag. This flag shows that an error condition occurred. The source of the error can be determined by checking the error flags in the CAN Interrupt Status register, CilNTF. The flags in this register are related to receive and transmit errors.

- · Transmitter Warning Interrupt
- The TXWAR bit indicates that the Transmit Error Counter has reached the CPU warning limit of 96.
- · Transmitter Error Passive
- The TXEP bit (CiINTF<12>) indicates that the Transmit Error Counter has exceeded the Error Passive limit of 127 and the module has gone to Error Passive state.
- · Bus Off
- The TXBO bit (CilNTF<13>) indicates that the Transmit Error Counter has exceeded 255 and the module has gone to Bus Off state.

19.6 Baud Rate Setting

All nodes on any particular CAN bus must have the same nominal bit rate. In order to set the baud rate, the following parameters have to be initialized:

- · Synchronization Jump Width
- · Baud rate prescaler
- · Phase segments
- · Length determination of Phase2 Seq
- · Sample Point
- · Propagation segment bits

19.6.1 BIT TIMING


All controllers on the CAN bus must have the same baud rate and bit length. However, different controllers are not required to have the same master oscillator clock. At different clock frequencies of the individual controllers, the baud rate has to be adjusted by adjusting the number of time quanta in each segment.

The Nominal Bit Time can be thought of as being divided into separate non-overlapping time segments. These segments are shown in Figure 19-2.

- Synchronization segment (Sync Seg)
- · Propagation time segment (Prop Seg)
- Phase segment 1 (Phase1 Seg)
- · Phase segment 2 (Phase2 Seg)

The time segments and also the nominal bit time are made up of integer units of time called time quanta or Tq. By definition, the Nominal Bit Time has a minimum of 8 Tq and a maximum of 25 Tq. Also, by definition, the minimum nominal bit time is 1 μ sec, corresponding to a maximum bit rate of 1 MHz.

FIGURE 19-2: CAN BIT TIMING



19.6.2 PRESCALER SETTING

There is a programmable prescaler, with integral values ranging from 1 to 64, in addition to a fixed divide-by-2 for clock generation. The Time Quantum (TQ) is a fixed unit of time derived from the oscillator period, and is given by Equation 19-1

EQUATION 19-1: TIME QUANTUM FOR CLOCK GENERATION

TQ = 2 (BRP < 5:0 > +1) / FCAN

19.6.3 PROPAGATION SEGMENT

This part of the bit time is used to compensate physical delay times within the network. These delay times consist of the signal propagation time on the bus line and the internal delay time of the nodes. The Propagation Segment can be programmed from 1 TQ to 8 TQ by setting the PRSEG<2:0> bits (CiCFG2<2:0>).

19.6.4 PHASE SEGMENTS

The phase segments are used to optimally locate the sampling of the received bit within the transmitted bit time. The sampling point is between Phase1 Seg and Phase2 Seg. These segments are lengthened or shortened by re-synchronization. The end of the Phase1 Seg determines the sampling point within a bit period. The segment is programmable from 1 TQ to 8 TQ. Phase2 Seg provides delay to the next transmitted data transition. The segment is programmable from 1 TQ to 8 TQ, or it may be defined to be equal to the greater of Phase1 Seg or the Information Processing Time (2 TQ). The Phase1 Seg is initialized by setting bits SEG1PH<2:0> (CiCFG2<5:3>), and Phase2 Seg is initialized by setting SEG2PH<2:0> (CiCFG2<10:8>).

The following requirement must be fulfilled while setting the lengths of the Phase Segments:

 Propagation Segment + Phase1 Seg > = Phase2 Seg

19.6.5 SAMPLE POINT

The Sample Point is the point of time at which the bus level is read and interpreted as the value of that respective bit. The location is at the end of Phase1 Seg. If the bit timing is slow and contains many TQ, it is possible to specify multiple sampling of the bus line at the sample point. The level determined by the CAN bus then corresponds to the result from the majority decision of three values. The majority samples are taken at the sample point and twice before with a distance of TQ/2. The CAN module allows the user to chose between sampling three times at the same point or once at the same point, by setting or clearing the SAM bit (CiCFG2<6>).

Typically, the sampling of the bit should take place at about 60-70% through the bit time, depending on the system parameters.

19.6.6 SYNCHRONIZATION

To compensate for phase shifts between the oscillator frequencies of the different bus stations, each CAN controller must be able to synchronize to the relevant signal edge of the incoming signal. When an edge in the transmitted data is detected, the logic will compare the location of the edge to the expected time (Synchronous Segment). The circuit will then adjust the values of Phase1 Seg and Phase2 Seg. There are 2 mechanisms used to synchronize.

19.6.6.1 Hard Synchronization

Hard Synchronization is only done whenever there is a 'recessive' to 'dominant' edge during Bus Idle, indicating the start of a message. After hard synchronization, the bit time counters are restarted with the Synchronous Segment. Hard synchronization forces the edge which has caused the hard synchronization to lie within the synchronization segment of the restarted bit time. If a hard synchronization is done, there will not be a re-synchronization within that bit time.

19.6.6.2 Re-synchronization

As a result of re-synchronization, Phase1 Seg may be lengthened or Phase2 Seg may be shortened. The amount of lengthening or shortening of the phase buffer segment has an upper bound known as the Synchronization Jump Width, and is specified by the SJW<1:0> bits (CiCFG1<7:6>). The value of the synchronization jump width will be added to Phase1 Seg or subtracted from Phase2 Seg. The re-synchronization jump width is programmable between 1 TQ and 4 TQ.

The following requirement must be fulfilled while setting the SJW<1:0> bits:

• Phase2 Seg > Synchronization Jump Width

TABLE 19-1 :		CAN1 REGISTER MAP	GISTE	R MAP			-	-	-	•	-	-	-		-	-	-	
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
C1RXF0SID	0300	Ι	I	I			<u> </u>	eceive Acc	septance F	Receive Acceptance Filter 0 Standard Identifier <10:0>	ard Identifie	ər <10:0>				1	EXIDE	nonn nnnn nnoo
C1RXF0EIDH	0302	1	-		1				Receiv	Receive Acceptance Filter 0 Extended Identifier <17:6>	e Filter 0 E	xtended Ide	entifier <17	<9:				nnnn nnnn nnnn 0000
C1RXF0EIDL	0304	Recei	ve Acceptar	Receive Acceptance Filter 0 Extended Identifier <5:0>	xtended Ida	entifier <5:0:	_	-	1	-	_	_	_	_	_	-	-	0000 0000 00nn nnnn
C1RXF1SID	8080	I	Ι	Ι			2	eceive Acc	septance F	Receive Acceptance Filter 1 Standard Identifier <10:0>	ard Identifie	ər <10:0>				1	EXIDE	nonn nnnn nnnn nooo
C1RXF1EIDH	030A	I	I	I	Ι				Receiv	Receive Acceptance Filter 1 Extended Identifier <17:6>	e Filter 1 E	xtended Ide	entifier <17	<9:				nnnn nnnn nnnn 0000
C1RXF1EIDL	030C	Recei	ve Acceptar	Receive Acceptance Filter 1 Extended Identifier <5:0>	xtended Ida	entifier <5:0:	_	I	I	I	1	1	1	I	1	ı	Ι	0000 0000 00nn nnnn
C1RXF2SID	0310	Ι	Ι	Ι			2	eceive Acc	septance F	Receive Acceptance Filter 2 Standard Identifier <10:0>	ard Identifie	er <10:0>				ı	EXIDE	nonn nnnn nnnn nooo
C1RXF2EIDH	0312	Ι	I	I	I				Receiv	Receive Acceptance Filter 2 Extended Identifier <17:6>	e Filter 2 E	xtended Ide	entifier <17	<9:				nnnn nnnn nnnn 0000
C1RXF2EIDL	0314	Recei	ve Acceptar	Receive Acceptance Filter 2 Extended Identifier	xtended Ida	lentifier <5:0>	^	1	1	1	-	-	1	1	Ι	ı	1	0000 0000 00nn nnnn
C1RXF3SID	0318	Ι	Ι	Ι			2	eceive Acc	septance F	Receive Acceptance Filter 3 Standard Identifier <10:0>	ard Identifie	er <10:0>				Ι	EXIDE	nonn nnnn nnnn nooo
C1RXF3EIDH	031A	I	I	I	1				Receiv	Receive Acceptance Filter 3 Extended Identifier <17:6>	e Filter 3 E	xtended Ide	entifier <17	<9:				nnnn nnnn nnnn 0000
C1RXF3EIDL	031C	Recei	ve Acceptar	Receive Acceptance Filter 3 Extended Identifier <5:0>	xtended ld	entifier <5:0:	_	I	I	I	1	I	I	I	ı	1	Ι	0000 0000 00nn nnnn
C1RXF4SID	0320	I	I	I			2	eceive Acc	septance F	Receive Acceptance Filter 4 Standard Identifier <10:0>	ard Identifie	er <10:0>				I	EXIDE	nonn nnnn nnnn nooo
C1RXF4EIDH	0322	I	I	I	Ι				Receiv	Receive Acceptance Filter 4 Extended Identifier <17:6>	e Filter 4 E	xtended Ide	entifier <17	<9:				nnnn nnnn nnnn 0000
C1RXF4EIDL	0324	Recei	ve Acceptar	Receive Acceptance Filter 4 Extended Identifier <5.0>	xtended ld	entifier <5:0:	_	1	I	I	I	ı	ı	I	I	1	Ι	0000 0000 00nn nnnn
C1RXF5SID	0328	Ι	Ι	Ι			2	eceive Acc	septance F	Receive Acceptance Filter 5 Standard Identifier <10:0>	ard Identifie	er <10:0>				1	EXIDE	nonn nnnn nnnn nooo
C1RXF5EIDH	032A	ı	I	1	1				Receiv	Receive Acceptance Filter 5 Extended Identifier <17:6>	e Filter 5 E	xtended Ide	entifier <17	<9:				nnnn nnnn nnnn 0000
C1RXF5EIDL	032C	Recei	ve Acceptar	Receive Acceptance Filter 5 Extended Identifier <5.0>	xtended ld	entifier <5:0:	_	-			-	-	_	_	I	_	-	0000 0000 00nn nnnn
C1RXM0SID	0330	Ι	Ι	Ι			R	eceive Acc	septance N	Receive Acceptance Mask 0 Standard Identifier <10:0>	ard Identifi	er <10:0>				1	MIDE	nonn nnnn nnnn nooo
C1RXM0EIDH	0332	I	I	I	Ι				Receiv	Receive Acceptance Mask 0 Extended Identifier <17:6>	e Mask 0 E	xtended lde	entifier <17	<9:				nnnn nnnn nnnn 0000
C1RXM0EIDL	0334	Receiv	ve Acceptan	Receive Acceptance Mask 0 Extended Identifier <5:0>	xtended ld	entifier <5:0:	^	I	I	I	1	I	I	I	ı	1	Ι	0000 0000 00nn nnnn
C1RXM1SID	0338	1	-	ı			R	eceive Acc	eptance N	Receive Acceptance Mask 1 Standard Identifier <10:0>	ard Identifi	er <10:0>				1	MIDE	nonn nnnn nnnn nooo
C1RXM1EIDH	033A	Ι	I	I	Ι				Receiv	Receive Acceptance Mask 1 Extended Identifier <17:6>	e Mask 1 E	xtended lde	entifier <17	<9:				nnnn nnnn nnnn 0000
C1RXM1EIDL	033C	Receiv	ve Acceptar	Receive Acceptance Mask 1 Extended Identifier <5:0>	xtended Id	entifier <5:0:	^	I	I	I	1	1	1	I	Ι	ı	Ι	0000 0000 00nn nnnn
C1TX2SID	0340	Trans	mit Buffer 2	Transmit Buffer 2 Standard Identifier <10:6>	entifier <10.	<9:	-	-	-	Tra	ansmit Buff	Transmit Buffer 2 Standard Identifier <5:0>	ard Identifie	ır <5:0>		SRR	TXIDE	nnnn nnnn 000n nnnn
C1TX2EID	. 0342	Transmit Bu	ffer 2 Exten	Transmit Buffer 2 Extended Identifier <17:14>	- <17:14>	-	-	-	1		Tran	smit Buffer	2 Extende	Transmit Buffer 2 Extended Identifier <13:6>	<13:6>			nnnn nnnn 0000 nnnn
C1TX2DLC	0344		Transmit Bu	Transmit Buffer 2 Extended Identifier <5:0>	ed Identifie	× <5:0>		TXRTR	TXRB1	TXRB0		DLC<3:0>	<3:0>		1	1	1	000n nnnn nnnn nnnn
C1TX2B1	0346			Trans	Transmit Buffer 2 Byte 1	2 Byte 1						Trans	Transmit Buffer 2 Byte 0	2 Byte 0				nnnn nnnn nnnn
C1TX2B2	0348			Trans	Transmit Buffer 2 Byte 3	2 Byte 3						Trans	Transmit Buffer 2 Byte 2	2 Byte 2				nnnn nnnn nnnn
C1TX2B3	034A			Trans	Transmit Buffer 2 Byte 5	2 Byte 5						Trans	Transmit Buffer 2 Byte 4	2 Byte 4				nnnn nnnn nnnn
C1TX2B4	034C			Trans	Transmit Buffer 2 Byte 7	2 Byte 7						Trans	Transmit Buffer 2 Byte 6	2 Byte 6				nnnn nnnn nnnn
C1TX2CON	034E	1	Ι	Ι	1	Ι	1	1	1	1	TXABT 1	TXLARB	TXERR	TXREQ	1	TXPRI<1:0>	<1:0>	0000 0000 0000 0000
C1TX1SID	0320	Trans	mit Buffer 1	Transmit Buffer 1 Standard Identifier <10:6>	entifier <10.	<9:	-	-	1	Tra	ansmit Buff	Transmit Buffer 1 Standard Identifier <5:0>	ard Identifie	ır <5:0>		SRR	TXIDE	nnnn nnnn 000n nnnn
C1TX1EID	. 0325	Transmit Bu	ffer 1 Exten	Transmit Buffer 1 Extended Identifier <17:14>	- <17:14>	Ι	Ι	I	I		Tran	smit Buffer	1 Extende	Transmit Buffer 1 Extended Identifier <13:6>	<13:6>			nnnn nnnn 0000 nnnn
C1TX1DLC	0354	-	Transmit Bu	Transmit Buffer 1 Extended Identifier <5:0>	ed Identifie	er <5:0>		TXRTR	TXRB1	TXRB0		DLC<3:0>	<3:0>		Ι	ı	1	000n nnnn nnnn nnnn
C1TX1B1	0356			Trans	Transmit Buffer 1 Byte 1	1 Byte 1						Trans	Transmit Buffer 1 Byte 0	1 Byte 0				nnnn nnnn nnnn nnnn
Legend: u = u	u = uninitialized bit	³d bit																

TABLE 19-1 :		CAN1 REGISTER MAP (CONTINUED)	EGISTE	R MAP	(CONT	(INUED)					_				-	F	_		г
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State	
C1TX1B2	0358			Trans	Transmit Buffer	1 Byte 3						Tran	Transmit Buffer 1 Byte	1 Byte 2				nnnn nnnn nnnn nnnn	
C1TX1B3	035A			Trans	Transmit Buffer 1	1 Byte 5						Tran	Transmit Buffer 1 Byte 4	1 Byte 4				nnnn nnnn nnnn nnnn	
C1TX1B4	035C			Trans	Transmit Buffer	1 Byte 7						Tran	Transmit Buffer 1 Byte 6	1 Byte 6				nnnn nnnn nnnn nnnn	
C1TX1CON	035E	I	I	Ι	1	1	I	I	I	I	TXABT	TXLARB	TXERR	TXREQ	1	TXPRI<1:0>	<0:	0000 0000 0000 0000	
C1TX0SID	0360	Tran	smit Buffer 0	Transmit Buffer 0 Standard Identifier <10:6>	entifier <10	<9:(-	-	1	Tr	Transmit Buffer 0 Standard Identifier <5:0>	fer 0 Stanc	lard Identif	ər <5:0>		SRR T	TXIDE	nnnn nnnn 000n nnnn	
C1TX0EID	0362	Transmit B	uffer 0 Exten	Transmit Buffer 0 Extended Identifier <17:14>	ır <17:14>	I	I	I	I		Tran	ısmit Buffe	r 0 Extend	Transmit Buffer 0 Extended Identifier <13:6>	<13:6>			nnnn nnnn 0000 nnnn	
C1TX0DLC	0364		Transmit Bu	Transmit Buffer 0 Extended Identifier	ded Identifi	er <5:0>		TXRTR	TXRB1	TXRB0		DIC	DLC<3:0>		I	1	ı	000n nnnn nnnn nnnn	
C1TX0B1	0366			Trans	Transmit Buffer 0	0 Byte 1						Tran	Transmit Buffer 0 Byte 0	0 Byte 0				nnnn nnnn nnnn nnnn	
C1TX0B2	0368			Trans	Transmit Buffer 0	0 Byte 3						Tran	Transmit Buffer 0 Byte 2	0 Byte 2				nnnn nnnn nnnn nnnn	
C1TX0B3	036A			Trans	Transmit Buffer 0	0 Byte 5						Tran	Transmit Buffer 0 Byte 4	0 Byte 4				nnnn nnnn nnnn nnnn	
C1TX0B4	036C			Trans	Transmit Buffer 0	0 Byte 7						Tran	Transmit Buffer 0 Byte 6	0 Byte 6				nnnn nnnn nnnn nnnn	
C1TX0CON	036E	1	1	_	Ι	Ι	_	-	1	1	TXABT	TXLARB	TXERR	TXREQ	_	TXPRI<1:0>	<0:	0000 0000 0000 0000	
C1RX1SID	0370	I	I	-				Rece	ive Buffer	Receive Buffer 1 Standard Identifier <10:0>	lentifier <1(<0:0				SRR R	RXIDE	nnnn nnnn nnnn n000	
C1RX1EID	0372	Ι	1	Ι	Ι					Receive Buffer 1 Extended Identifier <17:6>	er 1 Extend	ed Identifi	er <17:6>					nnnn nnnn nnnn 0000	
C1RX1DLC	0374		Receive Bu	Receive Buffer 1 Extended Identifier	ded Identifi€	er <5:0>		RXRTR	RXRB1	_	_	_	RXRB0		DLC<3:0>	Δ		nnnn n000 nnnn nnnn	
C1RX1B1	0376			Rece	Receive Buffer 1	1 Byte 1						Rec	Receive Buffer 1 Byte 0	1 Byte 0				nnnn nnnn nnnn nnnn	
C1RX1B2	0378			Rece	Receive Buffer 1	1 Byte 3						Rec	Receive Buffer 1 Byte 2	1 Byte 2				nnnn nnnn nnnn nnnn	
C1RX1B3	037A			Rece	Receive Buffer 1	1 Byte 5						Rec	Receive Buffer 1 Byte 4	1 Byte 4				nnnn nnnn nnnn nnnn	
C1RX1B4	037C			Rece	Receive Buffer 1	1 Byte 7						Rec	Receive Buffer 1 Byte 6	1 Byte 6				nnnn nnnn nnnn nnnn	
C1RX1CON	037E	I	Ι	_	Ι	Ι	Ι	-	Ι	RXFUL	Ι	Ι	-	RXRTRRO	114	FILHIT<2:0>		0000 0000 0000 0000	
C1RX0SID	0380	I	Ι	Ι				Rece	ive Buffer	Receive Buffer 0 Standard Identifier <10:0>	lentifier <1(<0:0				SRR R	RXIDE	nnnn nnnn nnnn n000	
C1RX0EID	0382	-	Ι	_	Ι					Receive Buffer 0 Extended Identifier <17:6>	er 0 Extend	ed Identifi	ər <17:6>					nnnn nnnn nnnn 0000	
C1RX0DLC	0384		Receive Bu	Receive Buffer 0 Extended Identifier	ded Identifie	er <5:0>		RXRTR	RXRB1	I	I	I	RXRB0		DLC<3:0>	Δ		nnnn n000 nnnn nnnn	
C1RX0B1	0386			Rece	Receive Buffer 0	0 Byte 1						Rec	Receive Buffer 0 Byte 0	0 Byte 0				nnnn nnnn nnnn nnnn	_
C1RX0B2	0388			Rece	Receive Buffer 0	0 Byte 3						Rec	Receive Buffer 0 Byte 2	0 Byte 2				nnnn nnnn nnnn nnnn	
C1RX0B3	038A			Rece	Receive Buffer 0	0 Byte 5						Rec	Receive Buffer 0 Byte 4	0 Byte 4				nnnn nnnn nnnn nnnn	
C1RX0B4	038C			Rece	Receive Buffer 0	0 Byte 7						Rec	Receive Buffer 0 Byte 6	0 Byte 6				nnnn nnnn nnnn nnnn	
C1RX0CON	038E	1	I	1	1	1	1	I	1	RXFUL	1	1	1	RXRTRRO DBEN JTOFF	DBEN J	_	FILHITO	0000 0000 0000 0000	
C1CTRL	0390	CANCAP	I	CSIDLE	ABAT	CANCKS		REQOP<2:0>	4	OPM	OPMODE<2:0>		1	ICOI	ICODE<2:0>		1	0000 0100 1000 0000	
C1CFG1	0392	I	Ι	I	1	I	1	-	1	SJW<1:0>	<0:			BRP<5:0>	^			0000 0000 0000 0000	
C1CFG2	0394	1	WAKFIL	Ι	1	Ι	SE	SEG2PH<2:0>	^0	SEG2PHTS	SAM	S	SEG1PH<2:0>)>	PR	PRSEG<2:0>		nnnn nnnn nnno oono	
C1INTF	0396	RX00VR	RX10VR	TXBO	TXEP	RXEP	TXWAR	TXWAR EWARN	EWARN	IVRIF	WAKIF	ERRIF	TX2IF	TX1IF	TX0IF RX1IF		RX0IF	0000 0000 0000 0000	- 1
C1INTE	0398	I	1	Ι	1	1	1	1	I	IVRIE	WAKIE	ERRIE	TX2IE	TX1IE	TX0IE	RX1E R	RX0IE	0000 0000 0000 0000	\neg
C1EC	039A			Transmi	Transmit Error Count	unt Register						Receive	e Error Co	Receive Error Count Register				0000 0000 0000 0000	
Legend: u =	u = uninitialized bit	ized bit					İ	1	1		Ī	Ì			1	Ì			i

TABLE 19-2 :		CAN2 REGISTER MAP	GISTER	NAP		•					-	-	-	=	-	-	=	
SFR Name A	Addr. B	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5 Bit 4	Bit 3	Bit	2 Bit 1	Bit 0	0	Reset State
C2RXF0SID 0	03C0	-	Ι	-				Receive A	cceptance	Filter 0 Standa	Receive Acceptance Filter 0 Standard Identifier <10:0>	10:0>			1	EXIDE		nonn nnnn nnnn nooo
C2RXF0EIDH 0	03C2	1	-		1				Rece	eive Acceptand	Receive Acceptance Filter 0 Extended Identifier <17:6>	nded Identifie	r <17:6>				0000	nnnn nnnn nnnn
C2RXF0EIDL 0	03C4	Receive	Acceptance	Receive Acceptance Filter 0 Extended Identifi	tended ld€	entifier <5:0>	٨	-	1	_	_		_	_	_	_	nnnn	0000 0000 00nn nnnn
C2RXF1SID 0	03C8	1	I	I				Receive A	cceptance	Filter 1 Stand	Receive Acceptance Filter 1 Standard Identifier <10:0>	10:0>			I	EXIDE		nonn nnnn nnnn nooo
C2RXF1EIDH 0	03CA	I	I	Ι	1				Rece	eive Acceptand	Receive Acceptance Filter 1 Extended Identifier <17:6>	nded Identifie	r <17:6>				0000	nnnn nnnn nnnn
C2RXF1EIDL 0	03CC	Receive	Acceptance	Receive Acceptance Filter 1 Extended Identif	tended ld	entifier <5:0>	^	1	I	_	1	 	-	1	1	1	nnnn	0000 0000 00nn
C2RXF2SID 0	03D0		1	Ι				Receive A	cceptance	Filter 2 Standa	Receive Acceptance Filter 2 Standard Identifier <10:0>	10:0>			1	EXIDE	E 000n	nonn nnnn
C2RXF2EIDH 0	03D2	1	I	1	Ι				Rece	eive Acceptano	Receive Acceptance Filter 2 Extended Identifier <17:6>	nded Identifie	r <17:6>				0000	nnnn nnnn nnnn 0000
C2RXF2EIDL 0	03D4	Receive	Acceptance	Receive Acceptance Filter 2 Extended Identif	tended ld€	entifier <5:0>	٨	-	1	_	_		_	-		_	nnnn	0000 0000 00nn nnnn
C2RXF3SID 0	03D8	1	Ι	Ι				Receive A	cceptance	Filter 3 Standa	Receive Acceptance Filter 3 Standard Identifier <10:0>	10:0>			I	EXIDE	_	nonn nnnn nnnn nooo
C2RXF3EIDH 0	03DA	-	-	-	Ι				Rece	eive Acceptand	Receive Acceptance Filter 3 Extended Identifier <17:6>	nded Identifie	r <17:6>				0000	nnnn nnnn nnnn 0000
C2RXF3EIDL 0	03DC	Receive	Acceptance	Receive Acceptance Filter 3 Extended Identif	tended ld€	entifier <5:0>	٨	-	1	_	_		_	_	_	_	nnnn	0000 0000 00nn nnnn
C2RXF4SID 0	03E0	1	Ι	1				Receive A	cceptance	Filter 4 Stand	Receive Acceptance Filter 4 Standard Identifier <10:0>	10:0>			1	EXIDE		nonn nnnn nnnn nooo
C2RXF4EIDH 0	03E2	I	I	Ι	1				Rece	eive Acceptand	Receive Acceptance Filter 4 Extended Identifier <17:6>	nded Identifie	r <17:6>				0000	nnnn nnnn nnnn
C2RXF4EIDL 0	03E4	Receive	3 Acceptance	e Filter 4 Ex	tended ld€	Receive Acceptance Filter 4 Extended Identifier <5:0>	^	I	I	I	ı	1	1	I	1	1	nnnn	0000 0000 00nn
C2RXF5SID C	03E8	I	I	1				Receive A	cceptance	Filter 5 Standa	Receive Acceptance Filter 5 Standard Identifier <10:0>	10:0>			I	EXIDE	E 000u	nonn nnnn nnnn
C2RXF5EIDH 0	03EA	1	I	I	I				Rece	eive Acceptand	Receive Acceptance Filter 5 Extended Identifier <17:6>	nded Identifie	r <17:6>				0000	nnnn nnnn nnnn
C2RXF5EIDL 0	03EC	Receive	Acceptance	e Filter 5 Ex	tended ld€	Receive Acceptance Filter 5 Extended Identifier <5:0>	٨	-	1	_	_		_	-		_	nnnn	0000 0000 00nn
C2RXM0SID	03F0		I	1				Receive Ac	cceptance	Mask 0 Stand	Receive Acceptance Mask 0 Standard Identifier <10:0>	10:0>			I	MIDE		nonn nnnn nnnn nooo
C2RXM0EIDH C	03F2	-	-	-	Ι				Rece	ive Acceptano	Receive Acceptance Mask 0 Extended Identifier <17:6>	nded Identifie	r <17:6>				0000	nnnn nnnn nnnn 0000
C2RXM0EIDL C	03F4	Receive	Acceptance	Receive Acceptance Mask 0 Extended Identif	xtended Id	lentifier <5:0>	^	_	Ι	_	_		_	-	_	_	nnnn	0000 0000 00nn nnnn
C2RXM1SID 0	03F8	1	I	I				Receive A	cceptance	Mask 1 Stand	Receive Acceptance Mask 1 Standard Identifier <10:0>	10:0>			I	MIDE		nonn nnnn nnnn nooo
C2RXM1EIDH C	03FA	1	I	I	1				Rece	ive Acceptanc	Receive Acceptance Mask 1 Extended Identifier <17:6>	nded Identifie	r <17:6>				0000	nnnn nnnn nnnn
C2RXM1EIDL 0	03FC	Receive	Acceptance	Receive Acceptance Mask 1 Extended Identif	xtended Id	lentifier <5:0>	^	I	I	_	1	1	1	I	I	1	nnnn	0000 0000 00nn nnnn
C2TX2SID (0400	Transmi	it Buffer 2 St	Transmit Buffer 2 Standard Identifier <10:6>	ntifier <10:	<9.	-	-	1	JL .	Transmit Buffer 2 Standard Identifier <5:0>	2 Standard Ide	intifier <5:0	^	SRR	TXIDE	E uuuu	nnnn nnnn 000n
C2TX2EID	0402 Trai	Transmit Buffer 2 Extended Identifier <17:14>	ır 2 Extende	d Identifier	<17:14>	1	-	-	1		Transr	Transmit Buffer 2 Extended Identifier <13:6>	tended Ide	ntifier <13:	<9		nnnn	nnnn nnnn 0000
C2TX2DLC	0404	Tr	ansmit Buffe	Transmit Buffer 2 Extended Identifier <5:0>	ed Identifie	۶r <5:0>		TXRTR	TXRB1	TXRB0		DLC<3:0>		1	1	1	nnnn	000n nnnn nnnn nnnn
C2TX2B1	0406			Trans	Transmit Buffer 2 Byte 1	· 2 Byte 1						Transmit E	Transmit Buffer 2 Byte 0	.e 0			nnnn	nnnn nnnn nnnn nnnn
C2TX2B2	0408			Trans	Transmit Buffer 2 Byte 3	· 2 Byte 3						Transmit E	Transmit Buffer 2 Byte 2	.e 2			nnnn	nnnn nnnn nnnn nnnn
C2TX2B3	040A			Trans	Transmit Buffer 2 Byte 5	· 2 Byte 5						Transmit E	Transmit Buffer 2 Byte 4	.e 4			nnnn	nnnn nnnn nnnn
C2TX2B4 0	040C			Trans	Transmit Buffer 2 Byte 7	· 2 Byte 7						Transmit E	Transmit Buffer 2 Byte 6	9 e.			nnnn	nnnn nnnn nnnn
C2TX2CON	040E	_	-	-	Ι	1	-	-	1	_	TXABT TX	TXLARB TXERR	R TXREQ		TXF	TXPRI<1:0>	0000	0000 0000 0000
C2TX1SID (0410	Transmi	it Buffer 1 St	Transmit Buffer 1 Standard Identifier <10:6>	ntifier <10:	<9.	1	-	1	JT.	Transmit Buffer 1 Standard Identifier <5:0>	l Standard Ide	intifier <5:0	^	SRR	TXIDE	nnnn	nnnn nnnn 000n
C2TX1EID (0412 Tra	Transmit Buffer 1 Extended Identifier <17:14>	ır 1 Extende	d Identifier	<17:14>	1	1	1	I		Transr	Transmit Buffer 1 Extended Identifier <13:6>	rtended Ide	ntifier <13:	9>		nnnn	nnnn 0000 nnnn
C2TX1DLC (0414	Tr	ansmit Buffe	Transmit Buffer 1 Extended Identifier <5:0>	ed Identifie	۶r <5:0>		TXRTR	TXRB1	TXRB0		DLC<3:0>		1	I	1	nnnn	000n nnnn nnnn nnnn
C2TX1B1 (0416			Trans	Transmit Buffer 1 Byte 1	· 1 Byte 1						Transmit E	Transmit Buffer 1 Byte 0	.e 0			nnnn	nnnn nnnn nnnn
C2TX1B2 (0418			Trans	Transmit Buffer 1 Byte 3	- 1 Byte 3						Transmit E	Transmit Buffer 1 Byte 2	:e 2			nnnn	nnnn nnnn nnnn nnnn

TABLE 19-2 :		CAN2 R	CAN2 REGISTER MAP (CONTINU	R MAP	(CON	LINUED)	_											
SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
C2TX1B3	041A			Tran	smit Buffe	Transmit Buffer 1 Byte 5						Trar	Transmit Buffer 1 Byte 4	r 1 Byte 4				nnnn nnnn nnnn
C2TX1B4	041C			Tran	ısmit Buffe	Transmit Buffer 1 Byte 7						Trar	Transmit Buffer 1 Byte 6	r 1 Byte 6				nnnn nnnn nnnn
C2TX1CON	041E	I	Ι	I	Ι	I	Ι	I	Ι	I	TXABT	TXLARB TXERR		TXREQ	I	TXPRI<1:0>		0000 0000 0000 0000
C2TX0SID	0420	Trans	Transmit Buffer 0 Standard Identifier <10:6>	Standard Ide	entifier <10	<9:(_	Ι	-	Tr	Transmit Buffer 0 Standard Identifier <5:0>	er 0 Standa	ard Identifie	r <5:0>		SRR	TXIDE	nnnn nnnn 000n nnnn
C2TX0EID	0422	Transmit Bu	Transmit Buffer 0 Extended Identifier <17:14>	ed Identifier	· <17:14>	I	I	I	I		Tra	Insmit Buffe	ər 0 Extend	Transmit Buffer 0 Extended Identifier <13:6>	- <13:6>			nnnn nnnn 0000 nnnn
C2TX0DLC	0424		Transmit Buffer 0 Extended Identifier <5:0>	fer 0 Extend	led Identifi	ier <5:0>		TXRTR	TXRB1	TXRB0		DLC	DLC<3:0>		-	1	-	000n nnnn nnnn nnnn
C2TX0B1	0426			Tran	Transmit Buffer 0 Byte 1	ır 0 Byte 1						Trar	Transmit Buffer 0 Byte 0	r 0 Byte 0				nnnn nnnn nnnn nnnn
C2TX0B2	0428			Tran	smit Buffe	Transmit Buffer 0 Byte 3						Trar	Transmit Buffer 0 Byte 2	r 0 Byte 2				nnnn nnnn nnnn nnnn
C2TX0B3	042A			Tran	smit Buffe	Transmit Buffer 0 Byte 5						Trar	Transmit Buffer 0 Byte 4	r 0 Byte 4				nnnn nnnn nnnn nnnn
C2TX0B4	042C			Tran	ısmit Buffe	Transmit Buffer 0 Byte 7						Trar	Transmit Buffer 0 Byte 6	r 0 Byte 6				nnnn nnnn nnnn
C2TX0CON	042E	I	Ι	1	Ι	I	-	Ι	I	1	TXABT	TXLARB	TXERR	TXREQ	Ι	TXPRI<1:0>		0000 0000 0000 0000
C2RX1SID	0430	-	-	-				Rece	ive Buffer 1	Receive Buffer 1 Standard Identifier <10:0>	entifier <10:	<0;				SRR	RXIDE	nnnn nnnn nnnn n000
C2RX1EID	0432	Ι	Ι	Ι	-					Receive Buffer 1 Extended Identifier <17:6>	er 1 Extend	ed Identifie	r <17:6>					nnnn nnnn nnnn 0000
C2RX1DLC	0434		Receive Buffer 1 Extended Identifier <5:0>	er 1 Extend	ed Identifi	er <5:0>		RXRTR	RXRB1	I	Ι	I	RXRB0		DLC<3:0>	3:0>		nnnn n000 nnnn nnnn
C2RX1B1	0436			Rec	Receive Buffer 1 Byte 1	r 1 Byte 1						Rec	Receive Buffer 1 Byte	1 Byte 0				nnnn nnnn nnnn
C2RX1B2	0438			Rec	eive Buffe	Receive Buffer 1 Byte 3						Rec	Receive Buffer 1 Byte 2	· 1 Byte 2				nnnn nnnn nnnn nnnn
C2RX1B3	043A			Rec	Receive Buffer 1 Byte	er 1 Byte 5						Rec	Receive Buffer 1 Byte 4	· 1 Byte 4				nnnn nnnn nnnn nnnn
C2RX1B4	043C			Rec	Receive Buffer 1 Byte 7	r 1 Byte 7						Rec	Receive Buffer 1 Byte 6	· 1 Byte 6				nnnn nnnn nnnn
C2RX1CON	043E	-	-	1	_	1	_	Ι	-	RXFUL	-	Ι	-	RXRTRRO	F	FILHIT<2:0>		0000 0000 0000 0000
C2RX0SID	0440	I	Ι	I				Rece	ive Buffer (Receive Buffer 0 Standard Identifier <10:0>	entifier <10:	<0.				SRR	RXIDE	nnnn nnnn nnnn n000
C2RX0EID	0442	-	-	-	_					Receive Buffer 0 Extended Identifier <17:6>	er 0 Extend	ed Identifie	r <17:6>					nnnn nnnn nnnn 0000
C2RX0DLC	0444		Receive Buffer 0 Extended Identifier <5:0>	er 0 Extend	ed Identifi	er <5:0>		RXRTR	RXRB1	1	I	Ι	RXRB0		DLC<3:0>	<0:8		nnnn n000 nnnn nnnn
C2RX0B1	0446			Rec	Receive Buffer 0 Byte 1	r 0 Byte 1						Rec	Receive Buffer 0 Byte 0	· 0 Byte 0				nnnn nnnn nnnn
C2RX0B2	0448			Rec	eive Buffe	Receive Buffer 0 Byte 3						Rec	Receive Buffer 0 Byte	- 0 Byte 2				nnnn nnnn nnnn
C2RX0B3	044A			Rec	Receive Buffer 0 Byte	er 0 Byte 5						Rec	Receive Buffer 0 Byte	- 0 Byte 4				nnnn nnnn nnnn
C2RX0B4	044C			Rec	eive Buffe	Receive Buffer 0 Byte 7						Rec	Receive Buffer 0 Byte 6	· 0 Byte 6				nnnn nnnn nnnn
C2RX0CON	044E	1	Ι	I	_	1	-	Ι	1	RXFUL	I	Ι	- F	RXRTRRO	DBEN	JTOFF F	FILHIT0	0000 0000 0000 0000
C2CTRL	0450	CANCAP	1	CSIDLE	ABAT	CANCKS	ď	REQOP<2:0>		OPA	OPMODE<2:0>		I	CC	ICODE<2:0>		I	0000 0100 1000 0000
C2CFG1	0452	-	Ι	1	Ι	1	-	1	I	SJW<1:0>	<0:			BRP<5:0>	<0:			0000 0000 0000 0000
C2CFG2	0454		WAKFIL	I	I	I	3S	SEG2PH<2:0>		SEG2PHTS	SAM	SE	SEG1PH<2:0>	<	Ь	PRSEG<2:0>		00n0 0nnn nnnn
C2INTF	0456	RX00VR	RX10VR	TXBO	TXEP	RXEP	TXWAR	RXWAR	EWARN	IVRIF	WAKIF	ERRIF	TX2IF	TX1IF	TX0IF	RX1IF	RX0IF	0000 0000 0000 0000
CZINTE	0458	I	1	1	1	I	1	I	I	IVRIE	WAKIE	ERRIE	TX2IE	TX1IE	TX0IE	RX1E	RX01E	0000 0000 0000 0000
CZEC	045A			Transm	it Error Co	Transmit Error Count Register						Receiv	e Error Cc	Receive Error Count Register	١			0000 0000 0000 0000

NOTES:

20.0 10-BIT HIGH SPEED ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The10-bit high-speed analog-to-digital converter (A/D) allows conversion of an analog input signal to a 10-bit digital number. This module is based on a Successive Approximation Register (SAR) architecture, and provides a maximum sampling rate of 500 ksps. The A/D module has up to 16 analog inputs which are multiplexed into four sample and hold amplifiers. The output of the sample and hold is the input into the converter, which generates the result. The analog reference voltages are software selectable to either the device supply voltage (AVDD/AVSS) or the voltage level on the (VREF+/VREF-) pin. The A/D converter has a unique feature of being able to operate while the device is in Sleep mode.


The A/D module has six 16-bit registers:

- A/D Control Register1 (ADCON1)
- A/D Control Register2 (ADCON2)
- A/D Control Register3 (ADCON3)
- A/D Input Select Register (ADCHS)
- A/D Port Configuration Register (ADPCFG)
- A/D Input Scan Selection Register (ADCSSL)

The ADCON1, ADCON2 and ADCON3 registers control the operation of the A/D module. The ADCHS register selects the input channels to be converted. The ADPCFG register configures the port pins as analog inputs or as digital I/O. The ADCSSL register selects inputs for scanning.

Note: The SSRC<2:0>, ASAM, SIMSAM, SMPI<3:0>, BUFM and ALTS bits, as well as the ADCON3 and ADCSSL registers, must not be written to while ADON = 1. This would lead to indeterminate results.

The block diagram of the A/D module is shown in Figure 20-1.



20.1 A/D Result Buffer

The module contains a 16-word dual port read-only buffer, called ADCBUFO...ADCBUFF, to buffer the A/D results. The RAM is 10-bits wide, but is read into different format 16-bit words. The contents of the sixteen A/D conversion result buffer registers, ADCBUF0 through ADCBUFF, cannot be written by user software.

20.2 Conversion Operation

After the A/D module has been configured, the sample acquisition is started by setting the SAMP bit. Various sources, such as a programmable bit, timer time-outs and external events, will terminate acquisition and start a conversion. When the A/D conversion is complete, the result is loaded into ADCBUFO...ADCBUFF, and the A/D interrupt flag ADIF and the DONE bit are set after the number of samples specified by the SMPI bit.

The following steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins, voltage reference and digital I/O
 - Select A/D input channels
 - Select A/D conversion clock
 - Select A/D conversion trigger
 - Turn on A/D module
- 2. Configure A/D interrupt (if required):
 - Clear ADIF bit
 - Select A/D interrupt priority
- 3. Start sampling.
- 4. Wait the required acquisition time.
- 5. Trigger acquisition end, start conversion
- 6. Wait for A/D conversion to complete, by either:
 - Waiting for the A/D interrupt
- 7. Read A/D result buffer, clear ADIF if required.

20.3 Selecting the Conversion Sequence

Several groups of control bits select the sequence in which the A/D connects inputs to the sample/hold channels, converts channels, writes the buffer memory, and generates interrupts. The sequence is controlled by the sampling clocks.

The SIMSAM bit controls the acquire/convert sequence for multiple channels. If the SIMSAM bit is '0', the two or four selected channels are acquired and converted sequentially, with two or four sample clocks. If the SIMSAM bit is '1', two or four selected channels are acquired simultaneously, with one sample clock. The channels are then converted sequentially. Obviously, if there is only 1 channel selected, the SIMSAM bit is not applicable.

The CHPS bits selects how many channels are sampled. This can vary from 1, 2 or 4 channels. If CHPS selects 1 channel, the CH0 channel will be sampled at the sample clock and converted. The result is stored in the buffer. If CHPS selects 2 channels, the CH0 and CH1 channels will be sampled and converted. If CHPS selects 4 channels, the CH0, CH1, CH2 and CH3 channels will be sampled and converted.

The SMPI bits select the number of acquisition/conversion sequences that would be performed before an interrupt occurs. This can vary from 1 sample per interrupt to 16 samples per interrupt.

The user cannot program a combination of CHPS and SMPI bits that specifies more than 16 conversions per interrupt, or 8 conversions per interrupt, depending on the BUFM bit. The BUFM bit, when set, will split the 16--word results buffer (ADCBUF0...ADCBUFF) into two 8-word groups. Writing to the 8-word buffers will be alternated on each interrupt event. Use of the BUFM bit will depend on how much time is available for moving data out of the buffers after the interrupt, as determined by the application.

If the processor can quickly unload a full buffer within the time it takes to acquire and convert one channel, the BUFM bit can be '0' and up to 16 conversions may be done per interrupt. The processor will have one sample and conversion time to move the sixteen conversions.

If the processor cannot unload the buffer within the acquisition and conversion time, the BUFM bit should be '1'. For example, if SMPI<3:0> (ADCON2<5:2>) = 0111, then eight conversions will be loaded into 1/2 of the buffer, following which an interrupt occurs. The next eight conversions will be loaded into the other 1/2 of the buffer. The processor will have the entire time between interrupts to move the eight conversions.

The ALTS bit can be used to alternate the inputs selected during the sampling sequence. The input multiplexer has two sets of sample inputs: MUX A and MUX B. If the ALTS bit is '0', only the MUX A inputs are selected for sampling. If the ALTS bit is '1' and SMPI<3:0> = 0000, on the first sample/convert sequence, the MUX A inputs are selected, and on the next acquire/convert sequence, the MUX B inputs are selected.

The CSCNA bit (ADCON2<10>) will allow the CH0 channel inputs to be alternately scanned across a selected number of analog inputs for the MUX A group. The inputs are selected by the ADCSSL register. If a particular bit in the ADCSSL register is '1', the corresponding input is selected. The inputs are always scanned from lower to higher numbered inputs, starting after each interrupt. If the number of inputs selected is greater than the number of samples taken per interrupt, the higher numbered inputs are unused.

20.4 Programming the Start of Conversion Trigger

The conversion trigger will terminate acquisition and start the requested conversions.

The SSRC<2:0> bits select the source of the conversion trigger.

The SSRC bits provide for up to 5 alternate sources of conversion trigger.

When SSRC<2:0> = 000, the conversion trigger is under software control. Clearing the SAMP bit will cause the conversion trigger.

When SSRC<2:0> = 111 (Auto Start mode), the conversion trigger is under A/D clock control. The SAMC bits select the number of A/D clocks between the start of acquisition and the start of conversion. This provides the fastest conversion rates on multiple channels. SAMC must always be at least 1 clock cycle.

Other trigger sources can come from timer modules, Motor Control PWM module, or external interrupts.

20.5 Aborting a Conversion

Clearing the ADON bit during a conversion will abort the current conversion and stop the sampling sequencing. The ADCBUF will not be updated with the partially completed A/D conversion sample. That is, the ADCBUF will continue to contain the value of the last completed conversion (or the last value written to the ADCBUF register).

If the clearing of the ADON bit coincides with an auto start, the clearing has a higher priority.

After the A/D conversion is aborted, a 2 TAD wait is required before the next sampling may be started by setting the SAMP bit.

If sequential sampling is specified, the A/D will continue at the next sample pulse which corresponds with the next channel converted. If simultaneous sampling is specified, the A/D will continue with the next multi-channel group conversion sequence.

20.6 Selecting the A/D Conversion Clock

The A/D conversion requires 13 TAD. The source of the A/D conversion clock is software selected using a six bit counter. There are 64 possible options for TAD.

EQUATION 20-1: A/D CONVERSION CLOCK

$$TAD = TCY * (0.5*(ADCS < 5:0 > +1))$$

The internal RC oscillator is selected by setting the ADRC bit.

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 154 nsec. Table 20-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected, (for VDD = 5V).

TABLE 20-1: TYPICAL TAD VS. DEVICE OPERATING FREQUENCIES

			A/D	Clock Period (TAD	Values)		
A/D	Clock So	urce Select			Device FcY		
A/D Clock	ADRC	ADCS<5:0>	30 MHz	25 MHz	12.5 MHz	6.25 MHz	1 MHz
Tcy/2	0	000000	16.67 ns ⁽²⁾	20 ns ⁽²⁾	40 ns ⁽²⁾	80 ns ⁽²⁾	500 ns
Tcy	0	000001	33.33 ns ⁽²⁾	40 ns ⁽²⁾	80 ns ⁽²⁾	160 ns	1.0 μs
2 Tcy	0	000011	66.66 ns ⁽²⁾	80 ns ⁽²⁾	160 ns	320 ns	2.0 μs ⁽³⁾
4 Tcy	0	000111	133.32 ns ⁽²⁾	160 ns	320 ns	640 ns ⁽³⁾	4.0 μs ⁽³⁾
8 Tcy	0	001111	266.64 ns	320 ns	640 ns ⁽³⁾	1.28 μs ⁽³⁾	8.0 μs ⁽³⁾
16 Tcy	0	011111	533.28 ns ⁽³⁾	640 ns ⁽³⁾	1.28 μs ⁽³⁾	2.56 μs ⁽³⁾	16.0 μs ⁽³⁾
32 Tcy	0	111111	1066.56 ns ⁽³⁾	1280 ns ⁽³⁾	2.56 μs ⁽³⁾	5.12 μs ⁽³⁾	32.0 μs ⁽³⁾
RC	1	xxxxxx	200-400 ns ^(1,4)	200-400 ns ^(1,4)	200-400 ns ^(1,4)	200-400 ns ^(1,4)	200-400 ns ⁽¹⁾

Note 1: The RC source has a typical TAD time of 300 ns for VDD > 3.0V.

- 2: These values violate the minimum required TAD time of 154 ns.
- 3: For faster conversion times, the selection of another clock source is recommended.
- 4: A/D cannot meet full accuracy with RC clock source and Fosc > 20 MHz.

20.7 A/D Acquisition Requirements


For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 20-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), see Figure 20-2. The impedance for analog sources must be small enough to meet accuracy requirements at the given speed. After the analog input channel is selected (changed), this sampling must be done before the conversion can acquisition sampling time, Equation 20-2 may be used. This equation assumes that the input is stepped some multiple (n) of the LSB step size and the output must be captured to within 1/2 LSb error (2096 steps for 10-bit A/D).

The CHOLD is 4.4 pF for the A/D converter.

EQUATION 20-2: A/D SAMPLING TIME EQUATIONS

= $\Delta V_{I} \cdot (1 - e^{-TC/CHOLD} (RIC+RSS+RS))_{I}$ ΔVο $1 - (\Delta V_{O} / \Delta V_{I}) = e^{(-T_{C}/C_{HOLD} (R_{IC} + R_{SS} + R_{S}))}$ ΔV_I = VIN - VREF-ΛVo = $n \cdot LSB - 1/2 LSB$ = $(n \cdot LSB - 1/2 LSB) / n \cdot LSB$ ΔVo / ΔVI $1 - (\Delta VO / \Delta VI) = 1 / 2n$ $= e^{-RS+RS}$ 1/2nTC = CHOLD • (RIC+RSS+RS) • -In(1/2 • n) TSMP = Amplifier Settling Time + Holding Capacitor Charging Time (TC) + Temperature Coefficient † The temperature coefficient is only required for temperatures > 25°C. TSMP $= 0.5 \, \mu s$ + CHOLD • (RIC+RSS+RS) • -In(1/2 • n)+ $[(Temp - 25^{\circ}C)(0.05 \mu s/^{\circ}C)]$

FIGURE 20-2: ANALOG INPUT MODEL



Note: Values shown here are untested typical values, for reference only. Exact electrical specifications are to be determined.

20.8 Module Power-down Modes

The module has 3 internal power modes. When the ADON bit is '1', the module is in Active mode; it is fully powered and functional. When ADON is '0', the module is in Off mode. The digital and analog portions of the circuit are disabled for maximum current savings. In order to return to the Active mode from Off mode, the user must wait for the ADC circuitry to stabilize.

20.9 A/D Operation During CPU Sleep and Idle Modes

20.9.1 A/D OPERATION DURING CPU SLEEP MODE

When the device enters Sleep mode, all clock sources to the module are shutdown and stay at logic '0'.

If Sleep occurs in the middle of a conversion, the conversion is aborted. The converter will not continue with a partially completed conversion on exit from Sleep mode.

Register contents are not affected by the device entering or leaving Sleep mode.

The A/D module can operate during Sleep mode if the A/D clock source is set to RC (ADRC = 1). When the RC clock source is selected, the A/D module waits one instruction cycle before starting the conversion. This allows the SLEEP instruction to be executed, which eliminates all digital switching noise from the conversion. When the conversion is complete, the CONV bit will be cleared and the result loaded into the ADCBUF register.

If the A/D interrupt is enabled, the device will wake-up from Sleep. If the A/D interrupt is not enabled, the A/D module will then be turned off, although the ADON bit will remain set.

20.9.2 A/D OPERATION DURING CPU IDLE MODE

The ADSIDL bit selects if the module will stop on Idle or continue on Idle. If ADSIDL = 0, the module will continue operation on assertion of Idle mode. If ADSIDL = 1, the module will stop on Idle.

20.10 Effects of a Reset

A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off, and any conversion and acquisition sequence is aborted. The values that are in the ADCBUF registers are not modified. The A/D result register will contain unknown data after a Power-on Reset.

20.11 Output Formats

The A/D result is 10-bits wide. The data buffer RAM is also 10-bits wide. The 10-bit data can be read in one of four different formats. The FORM<1:0> bits select the format. Each of the output formats translates to a 16-bit result on the data bus.

Write data will always be in right justified (integer) format.

FIGURE 20-3: A/D OUTPUT DATA FORMATS

RAM Contents:						d09	d08	d07	d06	d05	d04	d03	d02	d01	d00
Read to Bus:															
Signed Fractional (1.15)	d09 d0	d07	d06	d05	d04	d03	d02	d01	d00	0	0	0	0	0	0
Fractional (1.15)	d09 d0	d07	d06	d05	d04	d03	d02	d01	d00	0	0	0	0	0	0
Signed Integer	d09 d0	d09	d09	d09	d09	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00
Integer	0 0	0	0	0	0	d09	d08	d07	d06	d05	d04	d03	d02	d01	d00

20.12 Configuring Analog Port Pins

The use of the ADPCFG and TRIS registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CH0SA<3:0>/CH0SB<3:0> bits and the TRIS bits.

When reading the PORT register, all pins configured as analog input channels will read as cleared.

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins), may cause the input buffer to consume current that exceeds the device specifications.

20.13 Connection Considerations

The analog inputs have diodes to VDD and Vss as ESD protection. This requires that the analog input be between VDD and Vss. If the input voltage exceeds this range by greater than 0.3V (either direction), one of the diodes becomes forward biased and it may damage the device if the input current specification is exceeded.

An external RC filter is sometimes added for antialiasing of the input signal. The R component should be selected to ensure that the sampling time requirements are satisfied. Any external components connected (via high impedance) to an analog input pin (capacitor, zener diode, etc.) should have very little leakage current at the pin.

ER MAP
ADC REGIST
TABLE 20-2:

SFR Name	Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9 Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State	State
ADCBUF0	0280	1	1	1	_	1	I				ADC Data Buffer 0	3uffer 0					0000 00nn nnnn nnnn	nnnn nnnr
ADCBUF1	0282	I	_	-	_	1	I				ADC Data Buffer 1	3uffer 1					nnnn nnnn nn00 0000	nnnn nnnr
ADCBUF2	0284	1	1	-	-	1	I				ADC Data Buffer 2	3uffer 2					nnnn nnnn nn00 0000	nnnn nnnr
ADCBUF3	0286	I	_	-	1	1	I				ADC Data Buffer 3	3uffer 3					nnnn nnnn nn00 0000	nnnn nnnr
ADCBUF4	0288	I	-	-	-	I	I				ADC Data Buffer 4	3uffer 4					nnnn nnnn nn00 0000	nnnn nnnr
ADCBUF5	028A	I	1	Ι	1	1	I				ADC Data Buffer 5	3uffer 5					nnnn nnnn nn00 0000	nnnn nnnr
ADCBUF6	028C	1	1	-	-	1	I				ADC Data Buffer 6	3uffer 6					nnnn nnnn nn00 0000	nnnn nnnr
ADCBUF7	028E	I	-	I	I	I	I				ADC Data Buffer 7	3uffer 7					nnnn nnnn nn00 0000	nnnn nnnr
ADCBUF8	0290	1	1	1	I	1	I				ADC Data Buffer 8	3uffer 8					nnnn nnnn nn00 0000	nnnn nnnr
ADCBUF9	0292	ı	-	-	1	I	I				ADC Data Buffer 9	3uffer 9					nnnn nnnn nn00 0000	nnnn nnnr
ADCBUFA	0294	1	1	-	-	1	I				ADC Data Buffer 10	uffer 10					nnnn nnnn nn00 0000	nnnn nnnr
ADCBUFB	0296	I	_	-	_	-	I				ADC Data Buffer 11	uffer 11					nnnn nnnn nn00 0000	nnnn nnnr
ADCBUFC	0298	I	-	-	-	1	I				ADC Data Buffer 12	uffer 12					nnnn nnnn nn00 0000	nnnn nnnr
ADCBUFD	029A	I	_	-	_	1	I				ADC Data Buffer 13	uffer 13					nnnn nnnn nn00 0000	nnnn nnnr
ADCBUFE	029C	I	-	-	-	I	I				ADC Data Buffer 14	uffer 14					nnnn nnnn nn00 0000	nnnn nnnr
ADCBUFF	029E	I	_	Ι	1	1	I				ADC Data Buffer 15	uffer 15					nnnn nnnn nn00 0000	nnnn nnnr
ADCON1	02A0	ADON	-	ADSIDL	1	I	ı	FORM<1:0>		SSRC<2:0>	_	1	SIMSAM	ASAM	SAMP	DONE	0000 0000 0000 0000	0000 0000
ADCON2	02A2		VCFG<2:0>	^	_	I	CSCNA	CHPS<1:0>	BUFS	I		SMPI<3:0>	<0:8		BUFM	ALTS	0000 0000 0000 0000	0000 0000
ADCON3	02A4	1	I	Ι		SA	SAMC<4:0>		ADRC	I			ADCS<5:0>	<0			0000 0000 0000 0000	0000 0000
ADCHS	02A6		CH123NB<1:0>	CH123SB	CHONB		CH0SB<3:0>	<3:0>	CH123N	CH123NA<1:0>	CH123SA	CHONA		CH0SA<3:0>	3:0>		0000 0000	0000 0000
ADPCFG	02A8	PCFG15	02A8 PCFG15 PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG10 PCFG9 PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2 PCFG1		PCFG0	0000 0000 0000 0000	0000 0000
ADCSSL	02AA	CSSL15	CSSL14	CSSL13	CSSL12	CSSL11	CSSL10	CSSL9 CSSL8	CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	CSSL2 (CSSL1	CSSLO	0000 0000 0000 0000	0000 0000
Legend:	ս = unini	u = uninitialized bit																

21.0 SYSTEM INTEGRATION

There are several features intended to maximize system reliability, minimize cost through elimination of external components, provide Power Saving Operating modes and offer code protection:

- · Oscillator Selection
- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Programmable Brown-out Reset (BOR)
- Watchdog Timer (WDT)
- Power Saving modes (Sleep and Idle)
- · Code Protection
- · Unit ID Locations
- In-Circuit Serial Programming (ICSP)

dsPIC30F devices have a Watchdog Timer, which is permanently enabled via the configuration bits, or can be software controlled. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in Reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a delay on power-up only, designed to keep the part in Reset while the power supply stabilizes. With these two timers on-chip, most applications need no external Reset circuitry.

Sleep mode is designed to offer a very low current Power-down mode. The user can wake-up from Sleep through external Reset, Watchdog Timer Wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit a wide variety of applications. In the Idle mode, the clock sources are still active, but the CPU is shut-off. The RC oscillator option saves system cost, while the LP crystal option saves power.

21.1 Oscillator System Overview

The dsPIC30F oscillator system has the following modules and features:

- Various external and internal oscillator options as clock sources
- An on-chip PLL to boost internal operating frequency
- A clock switching mechanism between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- · Clock Control Register OSCCON
- · Configuration bits for main oscillator selection

Table 21-1 provides a summary of the dsPIC30F Oscillator Operating modes. A simplified diagram of the oscillator system is shown in Figure 21-1.

TABLE 21-1: OSCILLATOR OPERATING MODES


Oscillator Mode	Description
XTL	200 kHz-4 MHz crystal on OSC1:OSC2.
XT	4 MHz-10 MHz crystal on OSC1:OSC2.
XT w/ PLL 4x	4 MHz-10 MHz crystal on OSC1:OSC2. 4x PLL enabled.
XT w/ PLL 8x	4 MHz-10 MHz crystal on OSC1:OSC2. 8x PLL enabled.
XT w/ PLL 16x	4 MHz-10 MHz crystal on OSC1:OSC2. 16x PLL enabled ⁽¹⁾ .
LP	32 kHz crystal on SOSCO:SOSCI ⁽²⁾ .
HS	10 MHz-25 MHz crystal.
EC	External clock input (0-40 MHz).
ECIO	External clock input (0-40 MHz). OSC2 pin is I/O.
EC w/ PLL 4x	External clock input (0-40 MHz). OSC2 pin is I/O. 4x PLL enabled ⁽¹⁾ .
EC w/ PLL 8x	External clock input (0-40 MHz). OSC2 pin is I/O. 8x PLL enabled ⁽¹⁾ .
EC w/ PLL 16x	External clock input (0-40 MHz). OSC2 pin is I/O. 16x PLL enabled ⁽¹⁾ .
ERC	External RC oscillator. OSC2 pin is Fosc/4 output ⁽³⁾ .
ERCIO	External RC oscillator. OSC2 pin is I/O ⁽³⁾ .
FRC	8 MHz internal RC Oscillator.
LPRC	512 kHz internal RC Oscillator.

Note 1: dsPIC30F maximum operating frequency of 120 MHz must be met.

- 2: LP oscillator can be conveniently shared as system clock, as well as real-time clock for Timer1.
- 3: Requires external R and C. Frequency operation up to 4 MHz.

Configuration bits determine the clock source upon Power-on Reset (POR) and Brown-out Reset (BOR). Thereafter, the clock source can be changed between permissible clock sources. The OSCCON register controls the clock switching and reflects system clock related status bits.

FIGURE 21-1: OSCILLATOR SYSTEM BLOCK DIAGRAM



© 2003 Microchip Technology Inc.

21.2 Oscillator Configurations

21.2.1 INITIAL CLOCK SOURCE SELECTION

While coming out of Power-on Reset or Brown-out Reset, the device selects its clock source based on:

- a) FOS<1:0> configuration bits that select one of four oscillator groups.
- b) AND FPR<3:0> configuration bits that select one of 13 oscillator choices within the primary group.

The selection is as shown in Table 21-2.

TABLE 21-2: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Oscillator Mode	Oscillator Source	FOS1	FOS0	FPR3	FPR2	FPR1	FPR0	OSC2 Function
EC	Primary	1	1	1	0	1	1	CLKO
ECIO	Primary	1	1	1	1	0	0	I/O
EC w/ PLL 4x	Primary	1	1	1	1	0	1	I/O
EC w/ PLL 8x	Primary	1	1	1	1	1	0	I/O
EC w/ PLL 16x	Primary	1	1	1	1	1	1	I/O
ERC	Primary	1	1	1	0	0	1	CLKO
ERCIO	Primary	1	1	1	0	0	0	I/O
XT	Primary	1	1	0	1	0	0	OSC2
XT w/ PLL 4x	Primary	1	1	0	1	0	1	OSC2
XT w/ PLL 8x	Primary	1	1	0	1	1	0	OSC2
XT w/ PLL 16x	Primary	1	1	0	1	1	1	OSC2
XTL	Primary	1	1	0	0	0	Х	OSC2
HS	Primary	1	1	0	0	1	Х	OSC2
LP	Secondary	0	0	_	_	_	_	(Notes 1, 2)
FRC	Internal FRC	0	1	_	_	_	_	(Notes 1, 2)
LPRC	Internal LPRC	1	0	_	_	_	_	(Notes 1, 2)

Note 1: OSC2 pin function is determined by the Primary Oscillator mode selection (FPR<3:0>).

^{2:} Note that OSC1 pin cannot be used as an I/O pin, even if the secondary oscillator or an internal clock source is selected at all times.

21.2.2 OSCILLATOR START-UP TIMER (OST)

In order to ensure that a crystal oscillator (or ceramic resonator) has started and stabilized, an oscillator start-up timer is included. It is a simple 10-bit counter that counts 1024 Tosc cycles before releasing the oscillator clock to the rest of the system. The time-out period is designated as Tost. The Tost time is involved every time the oscillator has to restart (i.e., on POR, BOR and wake-up from Sleep). The oscillator start-up timer is applied to the LP Oscillator, XT, XTL, and HS modes (upon wake-up from Sleep, POR and BOR) for the primary oscillator.

21.2.3 LP OSCILLATOR CONTROL

Enabling the LP oscillator is controlled with two elements:

- 1. The current oscillator group bits COSC<1:0>.
- 2. The LPOSCEN bit (OSCON register).

The LP oscillator is ON (even during Sleep mode) if LPOSCEN = 1. The LP oscillator is the device clock if:

- COSC<1:0> = 00 (LP selected as main oscillator) and
- LPOSCEN = 1

Keeping the LP oscillator ON at all times allows for a fast switch to the 32 kHz system clock for lower power operation. Returning to the faster main oscillator will still require a start-up time

21.2.4 PHASE LOCKED LOOP (PLL)

The PLL multiplies the clock which is generated by the primary oscillator. The PLL is selectable to have either gains of x4, x8, and x16. Input and output frequency ranges are summarized in Table 21-3.

TABLE 21-3: PLL FREQUENCY RANGE

Fin	PLL Multiplier	Fout
4 MHz-10 MHz	x4	16 MHz-40 MHz
4 MHz-10 MHz	x8	32 MHz-80 MHz
4 MHz-7.5 MHz	x16	64 MHz-160 MHz

The PLL features a lock output, which is asserted when the PLL enters a phase locked state. Should the loop fall out of lock (e.g., due to noise), the lock signal will be rescinded. The state of this signal is reflected in the read only LOCK bit in the OSCCON register.

21.2.5 FAST RC OSCILLATOR (FRC)

The FRC oscillator is a fast (8 MHz nominal) internal RC oscillator. This oscillator is intended to provide reasonable device operating speeds without the use of an external crystal, ceramic resonator, or RC network.

The dsPIC30F operates from the FRC oscillator whenever the Current Oscillator Selection Control bits in the OSCCON register (OSCCON<13:12>) are set to '01'.

21.2.6 LOW POWER RC OSCILLATOR (LPRC)

The LPRC oscillator is a component of the Watchdog Timer (WDT) and oscillates at a nominal frequency of 512 kHz. The LPRC oscillator is the clock source for the Power-up Timer (PWRT) circuit, WDT and clock monitor circuits. It may also be used to provide a low frequency clock source option for applications where power consumption is critical, and timing accuracy is not required.

The LPRC oscillator is always enabled at a Power-on Reset, because it is the clock source for the PWRT. After the PWRT expires, the LPRC oscillator will remain ON if one of the following is TRUE:

- · The Fail-Safe Clock Monitor is enabled
- · The WDT is enabled
- The LPRC oscillator is selected as the system clock via the COSC<1:0> control bits in the OSCCON register

If one of the above conditions is not true, the LPRC will shut-off after the PWRT expires.

- Note 1: OSC2 pin function is determined by the Primary Oscillator mode selection (FPR<3:0>).
 - 2: Note that OSC1 pin cannot be used as an I/O pin, even if the secondary oscillator or an internal clock source is selected at all times.

21.2.7 FAIL-SAFE CLOCK MONITOR

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by appropriately programming the FCKSM configuration bits (Clock Switch and Monitor Selection bits) in the Fosc device configuration register. If the FSCM function is enabled, the LPRC Internal oscillator will run at all times (except during Sleep mode) and will not be subject to control by the SWDTEN bit.

In the event of an oscillator failure, the FSCM will generate a Clock Failure Trap event and will switch the system clock over to the FRC oscillator. The user will then have the option to either attempt to restart the oscillator or execute a controlled shutdown. The user may decide to treat the Trap as a warm Reset by simply loading the Reset address into the oscillator fail trap vector. In this event, the CF (Clock Fail) status bit (OSCCON<3>) is also set whenever a clock failure is recognized.

In the event of a clock failure, the WDT is unaffected and continues to run on the LPRC clock.

If the oscillator has a very slow start-up time coming out of POR, BOR or Sleep, it is possible that the PWRT timer will expire before the oscillator has started. In such cases, the FSCM will be activated and the FSCM will initiate a Clock Failure Trap, and the COSC<1:0> bits are loaded with FRC oscillator selection. This will effectively shut-off the original oscillator that was trying to start.

The user may detect this situation and restart the oscillator in the Clock Fail Trap ISR.

Upon a clock failure detection, the FSCM module will initiate a clock switch to the FRC Oscillator as follows:

- The COSC bits (OSCCON<13:12>) are loaded with the FRC Oscillator selection value.
- 2. CF bit is set (OSCCON<3>).
- 3. OSWEN control bit (OSCCON<0>) is cleared.

For the purpose of clock switching, the clock sources are sectioned into four groups:

- 1. Primary
- 2. Secondary
- 3. Internal FRC
- 4. Internal LPRC

The user can switch between these functional groups, but cannot switch between options within a group. If the primary group is selected, then the choice within the group is always determined by the FPR<3:0> configuration bits.

The OSCCON register holds the CONTROL and STATUS bits related to clock switching.

- COSC<1:0>: Read only status bits always reflect the current oscillator group in effect.
- NOSC<1:0>: Control bits which are written to indicate the new oscillator group of choice.
 - On POR and BOR, COSC<1:0> and NOSC<1:0> are both loaded with the Configuration bit values FOS<1:0>.
- · LOCK: The LOCK status bit indicates a PLL lock.
- CF: Read only status bit indicating if a clock fail detect has occurred.
- OSWEN: Control bit changes from a '0' to a '1'
 when a clock transition sequence is initiated.
 Clearing the OSWEN control bit will abort a clock
 transition in progress (used for hang-up
 situations).

If configuration bits FCKSM<1:0> = 1x, then the clock switching and fail-safe clock monitor functions are disabled. This is the default configuration bit setting.

If clock switching is disabled, then the FOS<1:0> and FPR<3:0> bits directly control the oscillator selection and the COSC<1:0> bits do not control the clock selection. However, these bits will reflect the clock source selection.

Note: The application should not attempt to switch to a clock of frequency lower than 100 KHz when the fail-safe clock monitor is enabled. If such clock switching is performed, the device may generate an oscillator fail trap and switch to the Fast RC oscillator.

21.2.8 PROTECTION AGAINST ACCIDENTAL WRITES TO OSCCON

A write to the OSCCON register is intentionally made difficult because it controls clock switching and clock scaling.

To write to the OSCCON low byte, the following code sequence must be executed without any other instructions in between:

- Byte Write "0x46" to OSCCON low
- Byte Write "0x57" to OSCCON low

Byte Write is allowed for one instruction cycle. Write the desired value or use bit manipulation instruction.

To write to the OSCCON high byte, the following instructions must be executed without any other instructions in between:

- Byte Write "0x78" to OSCCON high
- Byte Write "0x9A" to OSCCON high

Byte Write is allowed for one instruction cycle. Write the desired value or use bit manipulation instruction.

21.3 Reset

The dsPIC30F differentiates between various kinds of Reset:

- a) Power-on Reset (POR)
- b) MCLR Reset during normal operation
- c) MCLR Reset during Sleep
- d) Watchdog Timer (WDT) Reset (during normal operation)
- e) Programmable Brown-out Reset (BOR)
- f) RESET Instruction
- g) Reset cause by trap lockup (TRAPR)
- Reset caused by illegal opcode, or by using an uninitialized W register as an address pointer (IOPUWR)


Different registers are affected in different ways by various Reset conditions. Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register are set or cleared differently in different Reset situations, as indicated in Table 21-4. These bits are used in software to determine the nature of the Reset.

A block diagram of the on-chip Reset circuit is shown in Figure 21-2.

A MCLR noise filter is provided in the MCLR Reset path. The filter detects and ignores small pulses.

Internally generated RESETS do not drive $\overline{\text{MCLR}}$ pin low.

FIGURE 21-2: RESET SYSTEM BLOCK DIAGRAM



21.3.1 POR: POWER-ON RESET

A power-on event will generate an internal POR pulse when a VDD rise is detected. The Reset pulse will occur at the POR circuit threshold voltage (VPOR), which is nominally 1.85V. The device supply voltage characteristics must meet specified starting voltage and rise rate requirements. The POR pulse will reset a POR timer and place the device in the Reset state. The POR also selects the device clock source identified by the oscillator configuration fuses.

The POR circuit inserts a small delay, TPOR, which is nominally 10 μs and ensures that the device bias circuits are stable. Furthermore, a user selected power-up time-out (TPWRT) is applied. The TPWRT parameter is based on device configuration bits and can be 0 ms (no delay), 4 ms, 16 ms or 64 ms. The total delay is at device power-up TPOR + TPWRT. When these delays have expired, SYSRST will be negated on the next leading edge of the Q1 clock, and the PC will jump to the Reset vector.

The timing for the SYSRST signal is shown in Figure 21-3 through Figure 21-5.

FIGURE 21-3: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)




FIGURE 21-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1





FIGURE 21-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2



21.3.1.1 POR with Long Crystal Start-up Time (with FSCM Enabled)

The oscillator start-up circuitry is not linked to the POR circuitry. Some crystal circuits (especially low frequency crystals) will have a relatively long start-up time. Therefore, one or more of the following conditions is possible after the POR timer and the PWRT have expired:

- · The oscillator circuit has not begun to oscillate.
- The oscillator start-up timer has NOT expired (if a crystal oscillator is used).
- The PLL has not achieved a LOCK (if PLL is used).

If the FSCM is enabled and one of the above conditions is true, then a Clock Failure Trap will occur. The device will automatically switch to the FRC oscillator and the user can switch to the desired crystal oscillator in the trap ISR.

21.3.1.2 Operating without FSCM and PWRT

If the FSCM is disabled and the Power-up Timer (PWRT) is also disabled, then the device will exit rapidly from Reset on power-up. If the clock source is FRC, LPRC, EXTRC or EC, it will be active immediately.

If the FSCM is disabled and the system clock has not started, the device will be in a frozen state at the Reset vector until the system clock starts. From the user's perspective, the device will appear to be in Reset until a system clock is available.

21.3.2 BOR: PROGRAMMABLE BROWN-OUT RESET

The BOR (Brown-out Reset) module is based on an internal voltage reference circuit. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (i.e., missing portions of the AC cycle waveform due to bad power transmission lines or voltage sags due to excessive current draw when a large inductive load is turned on).

The BOR module allows selection of one of the following voltage trip points:

- 2.0V
- 2.7V
- 4.2V
- 4.5V

Note:


The BOR voltage trip points indicated here are nominal values provided for design guidance only.

A BOR will generate a Reset pulse which will reset the device. The BOR will select the clock source, based on the device configuration bit values (FOS<1:0> and FPR<3:0>). Furthermore, if an Oscillator mode is selected, the BOR will activate the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, then the clock will be held until the LOCK bit (OSCCON<5>) is "1".

Concurrently, the POR time-out (TPOR) and the PWRT time-out (TPWRT) will be applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM = 100 μ s is applied. The total delay in this case is (TPOR + TFSCM).

The BOR status bit (RCON<1>) will be set to indicate that a BOR has occurred. The BOR circuit, if enabled, will continue to operate while in Sleep or Idle modes and will reset the device should VDD fall below the BOR threshold voltage.

FIGURE 21-6: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if the VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: R should be suitably chosen so as to make sure that the voltage drop across R does not violate the device's electrical specification.
 - 3: R1 should be suitably chosen so as to limit any current flowing into MCLR from external capacitor C, in the event of MCLR/VPP pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

Note: Dedicated supervisory devices, such as the MCP1XX and MCP8XX, may also be used as an external Power-on Reset circuit

Table 21-4 shows the Reset conditions for the RCON Register. Since the control bits within the RCON register are R/W, the information in the table implies that all the bits are negated prior to the action specified in the condition column.

TABLE 21-4: INITIALIZATION CONDITION FOR RCON REGISTER CASE 1

Condition	Program Counter	TRAPR	IOPUWR	EXTR	SWR	WDTO	ldle	Sleep	POR	BOR
Power-on Reset	0x000000	0	0	0	0	0	0	0	1	1
Brown-out Reset	0x000000	0	0	0	0	0	0	0	0	1
MCLR Reset during normal operation	0x000000	0	0	1	0	0	0	0	0	0
Software Reset during normal operation	0x000000	0	0	0	1	0	0	0	0	0
MCLR Reset during Sleep	0x000000	0	0	1	0	0	0	1	0	0
MCLR Reset during Idle	0x000000	0	0	1	0	0	1	0	0	0
WDT Time-out Reset	0x000000	0	0	0	0	1	0	0	0	0
WDT Wake-up	PC + 2	0	0	0	0	1	0	1	0	0
Interrupt Wake-up from Sleep	PC + 2 ⁽¹⁾	0	0	0	0	0	0	1	0	0
Clock Failure Trap	0x000004	0	0	0	0	0	0	0	0	0
Trap Reset	0x000000	1	0	0	0	0	0	0	0	0
Illegal Operation Trap	0x000000	0	1	0	0	0	0	0	0	0

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'

Note 1: When the wake-up is due to an enabled interrupt, the PC is loaded with the corresponding interrupt vector.

Table 21-5 shows a second example of the bit conditions for the RCON Register. In this case, it is not assumed the user has set/cleared specific bits prior to action specified in the condition column.

TABLE 21-5: INITIALIZATION CONDITION FOR RCON REGISTER CASE 2

Condition	Program Counter	TRAPR	IOPUWR	EXTR	SWR	WDTO	ldle	Sleep	POR	BOR
Power-on Reset	0x000000	0	0	0	0	0	0	0	1	1
Brown-out Reset	0x000000	u	u	u	u	u	u	u	0	1
MCLR Reset during normal operation	0x000000	u	u	1	0	0	0	0	u	u
Software Reset during normal operation	0x000000	u	u	0	1	0	0	0	u	u
MCLR Reset during Sleep	0x000000	u	u	1	u	0	0	1	u	u
MCLR Reset during Idle	0x000000	u	u	1	u	0	1	0	u	u
WDT Time-out Reset	0x000000	u	u	0	0	1	0	0	u	u
WDT Wake-up	PC + 2	u	u	u	u	1	u	1	u	u
Interrupt Wake-up from Sleep	PC + 2 ⁽¹⁾	u	u	u	u	u	u	1	u	u
Clock Failure Trap	0x000004	u	u	u	u	u	u	u	u	u
Trap Reset	0x000000	1	u	u	u	u	u	u	u	u
Illegal Operation Reset	0x000000	u	1	u	u	u	u	u	u	u

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'

Note 1: When the wake-up is due to an enabled interrupt, the PC is loaded with the corresponding interrupt vector.

21.4 Watchdog Timer (WDT)

21.4.1 WATCHDOG TIMER OPERATION

The primary function of the Watchdog Timer (WDT) is to reset the processor in the event of a software malfunction. The WDT is a free running timer, which runs off an on-chip RC oscillator, requiring no external component. Therefore, the WDT timer will continue to operate even if the main processor clock (e.g., the crystal oscillator) fails.

21.4.2 ENABLING AND DISABLING THE WDT

The Watchdog Timer can be "Enabled" or "Disabled" only through a configuration bit (FWDTEN) in the configuration register FWDT.

Setting FWDTEN = 1 enables the Watchdog Timer. The enabling is done when programming the device. By default, after chip-erase, FWDTEN bit = 1. Any device programmer capable of programming dsPIC30F devices allows programming of this and other configuration bits.

If enabled, the WDT will increment until it overflows or "times out". A WDT time-out will force a device Reset (except during Sleep). To prevent a WDT time-out, the user must clear the Watchdog Timer using a CLRWDT instruction.

If a WDT times out during Sleep, the device will wakeup. The WDTO bit in the RCON register will be cleared to indicate a wake-up resulting from a WDT time-out.

Setting FWDTEN = 0 allows user software to enable/disable the Watchdog Timer via the SWDTEN (RCON<5>) control bit.

21.5 Low Voltage Detect

The Low Voltage Detect (LVD) module is used to detect when the VDD of the device drops below a threshold value VLVD, which is determined by the LVDL<3:0> bits (RCON<11:8>) and is thus user-programmable. The internal voltage reference circuitry requires a nominal amount of time to stabilize, and the BGST bit (RCON<13>) indicates when the voltage reference has stabilized.

In some devices, the LVD threshold voltage may be applied externally on the LVDIN pin.

The LVD module is enabled by setting the LVDEN bit (RCON<12>).

21.6 Power Saving Modes

There are two power saving states that can be entered through the execution of a special instruction, PWRSAV.

These are: Sleep and Idle.

The format of the PWRSAV instruction is as follows:

PWRSAV <parameter>, where 'parameter' defines Idle or Sleep mode.

21.6.1 SLEEP MODE

In Sleep mode, the clock to the CPU and peripherals is shutdown. If an on-chip oscillator is being used, it is shutdown.

The fail-safe clock monitor is not functional during Sleep, since there is no clock to monitor. However, LPRC clock remains active if WDT is operational during Sleep.

The Brown-out protection circuit and the Low Voltage Detect circuit, if enabled, will remain functional during Sleep.

The processor wakes up from Sleep if at least one of the following conditions has occurred:

- any interrupt that is individually enabled and meets the required priority level
- any Reset (POR, BOR and MCLR)
- · WDT time-out

On waking up from Sleep mode, the processor will restart the same clock that was active prior to entry into Sleep mode. When clock switching is enabled, bits COSC<1:0> will determine the oscillator source that will be used on wake-up. If clock switch is disabled, then there is only one system clock.

Note: If a POR or BOR occurred, the selection of the oscillator is based on the FOS<1:0> and FPR<3:0> configuration bits.

If the clock source is an oscillator, the clock to the device will be held off until OST times out (indicating a stable oscillator). If PLL is used, the system clock is held off until LOCK = 1 (indicating that the PLL is stable). In either case, TPOR, TLOCK and TPWRT delays are applied.

If EC, FRC, LPRC or EXTRC oscillators are used, then a delay of TPOR (\sim 10 μ s) is applied. This is the smallest delay possible on wake-up from Sleep.

Moreover, if LP oscillator was active during Sleep, and LP is the oscillator used on wake-up, then the start-up delay will be equal to TPOR. PWRT delay and OST timer delay are not applied. In order to have the smallest possible start-up delay when waking up from Sleep, one of these faster wake-up options should be selected before entering Sleep.

Any interrupt that is individually enabled (using the corresponding IE bit) and meets the prevailing priority level will be able to wake-up the processor. The processor will process the interrupt and branch to the ISR. The Sleep status bit in RCON register is set upon wake-up.

Note:

In spite of various delays applied (TPOR, TLOCK and TPWRT), the crystal oscillator (and PLL) may not be active at the end of the time-out (e.g., for low frequency crystals. In such cases), if FSCM is enabled, then the device will detect this as a clock failure and process the Clock Failure Trap, the FRC oscillator will be enabled, and the user will have to re-enable the crystal oscillator. If FSCM is not enabled, then the device will simply suspend execution of code until the clock is stable, and will remain in Sleep until the oscillator clock has started.

All RESETS will wake-up the processor from Sleep mode. Any Reset, other than POR, will set the Sleep status bit. In a POR, the Sleep bit is cleared.

If Watchdog Timer is enabled, then the processor will wake-up from Sleep mode upon WDT time-out. The Sleep and WDTO status bits are both set.

21.6.2 IDLE MODE

In Idle mode, the clock to the CPU is shutdown while peripherals keep running. Unlike Sleep mode, the clock source remains active.

Several peripherals have a control bit in each module, that allows them to operate during Idle.

LPRC fail-safe clock remains active if clock failure detect is enabled.

The processor wakes up from Idle if at least one of the following conditions is true:

- on any interrupt that is individually enabled (IE bit is '1') and meets the required priority level
- on any Reset (POR, BOR, MCLR)
- · on WDT time-out

Upon wake-up from Idle mode, the clock is re-applied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction.

Any interrupt that is individually enabled (using IE bit) and meets the prevailing priority level will be able to wake-up the processor. The processor will process the interrupt and branch to the ISR. The Idle status bit in RCON register is set upon wake-up.

Any Reset, other than POR, will set the Idle status bit. On a POR, the Idle bit is cleared.

If Watchdog Timer is enabled, then the processor will wake-up from Idle mode upon WDT time-out. The Idle and WDTO status bits are both set.

Unlike wake-up from Sleep, there are no time delays involved in wake-up from Idle.

21.7 Device Configuration Registers

The configuration bits in each device configuration register specify some of the device modes and are programmed by a device programmer, or by using the In-Circuit Serial Programming™ (ICSP™) feature of the device. Each device configuration register is a 24-bit register, but only the lower 16 bits of each register are used to hold configuration data. There are four device configuration registers available to the user:

- FOSC (0xF80000): Oscillator Configuration Register
- 2. FWDT (0xF80002): Watchdog Timer Configuration Register
- 3. FBORPOR (0xF80004): BOR and POR Configuration Register
- 4. FGS (0xF8000A): General Code Segment Configuration Register

The placement of the configuration bits is automatically handled when you select the device in your device programmer. The desired state of the configuration bits may be specified in the source code (dependent on the language tool used), or through the programming interface. After the device has been programmed, the application software may read the configuration bit values through the table read instructions. For additional information, please refer to the programming specifications of the device.

Note:

If the code protection configuration fuse bits (FGS<GCP> and FGS<GWRP>) have been programmed, an erase of the entire code-protected device is only possible at voltages VDD \geq 4.5V.

21.8 Peripheral Module Disable (PMD) Registers

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled via the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral will also be disabled, so writes to those registers will have no effect and read values will be invalid.

A peripheral module will only be enabled if both the associated bit in the PMD register is cleared, and the peripheral is supported by the specific dsPIC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note:

If a PMD bit is set, the corresponding module is disabled after a delay of 1 instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of 1 instruction cycle (assuming the module control registers are already configured to enable module operation).

21.9 In-Circuit Debugger

When MPLAB ICD2 is selected as a Debugger, the In-Circuit Debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. When the device has this feature enabled, some of the resources are not available for general use. These resources include the first 80 bytes of Data RAM and two I/O pins.

One of four pairs of Debug I/O pins may be selected by the user using configuration options in MPLAB IDE. These pin pairs are named EMUD/EMUC, EMUD1/ EMUC1, EMUD2/EMUC2 and MUD3/EMUC3.

In each case, the selected EMUD pin is the Emulation/ Debug Data line, and the EMUC pin is the Emulation/ Debug Clock line. These pins will interface to the MPLAB ICD 2 module available from Microchip. The selected pair of Debug I/O pins is used by MPLAB ICD 2 to send commands and receive responses, as well as to send and receive data. To use the In-Circuit Debugger function of the device, the design must implement ICSP connections to MCLR, VDD, Vss, PGC, PGD, and the selected EMUDx/EMUCx pin pair.

This gives rise to two possibilities:

- If EMUD/EMUC is selected as the Debug I/O pin pair, then only a 5-pin interface is required, as the EMUD and EMUC pin functions are multiplexed with the PGD and PGC pin functions in all dsPIC30F devices.
- If EMUD1/EMUC1, EMUD2/EMUC2 or EMUD3/ EMUC3 is selected as the Debug I/O pin pair, then a 7-pin interface is required, as the EMUDx/EMUCx pin functions (x = 1, 2 or 3) are not multiplexed with the PGD and PGC pin functions.

SYSTEM INTEGRATION REGISTER MAP **TABLE 21-6**:

SFR Name	Addr.	Bit 15	Addr. Bit 15 Bit 14 Bit 13 Bit 12 Bit 11	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State
RCON	0740	TRAPR	0740 TRAPR IOPUWR BGST LVDEN	BGST	LVDEN		LVDL	LVDL<3:0>		EXTR	SWR	EXTR SWDTEN WDTO Sleep	WDTO	Sleep	ldle	BOR	POR	POR Depends on type of Reset.
OSCCON 0742	0742	_	_	SOS	COSC<1:0>	I	I	NOSC	NOSC<1:0>	POST	POST<1:0>	ГОСК	_	CF	_	LPOSCEN	OSWEN	LPOSCEN OSWEN Depends on configuration bits.
PMD1	0770	T5MD	0770 T5MD T4MD T3MD T2MD T1MD Q1	T3MD	T2MD	T1MD	QEIMD	LEIMD PWMMD —		12CMD	UZMD	U1MD	SPI2MD	SP11MD	C2MD	C1MD	ADCMD	12CMD U2MD U1MD SPI2MD SPI1MD C2MD C1MD ADCMD 0000 0000 0000
PMD2	0772	IC8MD	IC7MD	IC6MD	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD	OC8MD	OC7MD	OC6MD	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD	0772 IC8MD IC7MD IC6MD IC5MD IC6MD IC4MD IC3MD IC2MD IC1MD OC8MD OC7MD OC6MD OC5MD OC5MD OC3MD OC3MD OC2MD OC1MD 0000 0000 0000
Legend: $u = \text{uninitialized bit}$	ս = unin	itialized b	Ħ															

File Name Addr. Bits 23-16 Bit 15 Bit 14 FOSC F80000 — FSCKM<1:0> FWDT F80002 — FWDTEN —	Bit 15 Bit FSCKM<1:0>		,													
F80000 — FV	FSCKM<1:0>	I	13 B	it 12	Bit 11	it 13 Bit 12 Bit 11 Bit 10 Bit 9 Bit 8	Bit 9	Bit 8	Bit 7 Bit 6	Bit 6	Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
F80002 —			1	1	1	1	FOS<1:0>	1:0>	1	1	1	1		FPR	FPR<3:0>	
	FWDTEN —	1	1	1	1	1	1	1	_	1	FWPSA<1:0>	<0:1.		FWPS	-WPSB<3:0>	
FBORPOR F80004 — MC	MCLREN —	_	1	-	1	PWMPIN HPOL LPOL BOREN	HPOL	LPOL	BOREN	1	BORV<1:0>	<0:1	I	1	FPWRT<1:0>	⁻<1:0>
FGS F8000A —	-	1	1	1	1	1	1	1	-	1	1	1	1	1	GCP GWRP	GWRP

NOTES:

22.0 INSTRUCTION SET SUMMARY

The dsPIC30F instruction set adds many enhancements to the previous PICmicro® instruction sets, while maintaining an easy migration from PICmicro instruction sets.

Most instructions are a single program memory word (24-bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word divided into an 8-bit opcode which specifies the instruction type, and one or more operands which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- · Word or byte-oriented operations
- · Bit-oriented operations
- Literal operations
- · DSP operations
- · Control operations

Table 22-1 shows the general symbols used in describing the instructions.

The dsPIC30F instruction set summary in Table 22-2 lists all the instructions along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- · The file register specified by the value 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value, or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The MAC class of DSP instructions may use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- The X and Y address space pre-fetch operations
- The X and Y address space pre-fetch destinations
- · The accumulator write back destination

The other DSP instructions do not involve any multiplication, and may include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift, specified by a W register 'Wn' or a literal value

The control instructions may use some of the following operands:

- · A program memory address
- The mode of the Table Read and Table Write instructions

All instructions are a single word, except for certain double-word instructions, which were made double-word instructions so that all the required information is available in these 48-bits. In the second word, the 8 MSb's are 0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all Table Reads and Writes and RETURN/RETFIE instructions, which are single word instructions, but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction, require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single word

or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

lote: For more details on the instruction set, refer to the Programmer's Reference Manual.

TABLE 22-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{ }	Optional field or operation
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double-word mode selection
.s	Shadow register select
.w	Word mode selection (default)
Acc	One of two accumulators {A, B}
AWB	Accumulator write back destination address register ∈ {W13, [W13]+=2}
bit4	4-bit bit selection field (used in word addressed instructions) ∈ {015}
C, DC, N, OV, Z	MCU status bits: Carry, Digit Carry, Negative, Overflow, Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0x00000x1FFF}
lit1	1-bit unsigned literal ∈ {0,1}
lit4	4-bit unsigned literal ∈ {015}
lit5	5-bit unsigned literal ∈ {031}
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal ∈ {016384}
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal ∈ {08388608}; LSB must be 0
None	Field does not require an entry, may be blank
OA, OB, SA, SB	DSP status bits: AccA Overflow, AccB Overflow, AccA Saturate, AccB Saturate
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}

TABLE 22-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)

Field	Description
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor working register pair (direct addressing)
Wm*Wm	Multiplicand and Multiplier working register pair for Square instructions ∈ {W4*W4,W5*W5,W6*W6,W7*W7}
Wm*Wn	Multiplicand and Multiplier working register pair for DSP instructions ∈ {W4*W5,W4*W6,W4*W7,W5*W6,W5*W7,W6*W7}
Wn	One of 16 working registers ∈ {W0W15}
Wnd	One of 16 destination working registers ∈ {W0W15}
Wns	One of 16 source working registers ∈ {W0W15}
WREG	W0 (working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }
Wx	X data space pre-fetch address register for DSP instructions ∈ {[W8]+=6, [W8]+=4, [W8]+=2, [W8], [W8]-=6, [W8]-=4, [W8]-=2, [W9]+=6, [W9]+=4, [W9]+=2, [W9], [W9]-=6, [W9]-=4, [W9]-=2, [W9+W12],none}
Wxd	X data space pre-fetch destination register for DSP instructions ∈ {W4W7}
Wy	Y data space pre-fetch address register for DSP instructions ∈ {[W10]+=6, [W10]+=4, [W10]+=2, [W10], [W10]-=6, [W10]-=4, [W10]-=2, [W11]+=6, [W11]+=4, [W11]+=2, [W11], [W11]-=6, [W11]-=4, [W11]-=2, [W11+W12], none}
Wyd	Y data space pre-fetch destination register for DSP instructions ∈ {W4W7}

TABLE 22-2: INSTRUCTION SET OVERVIEW

Bas elns tr #	elns tr Assembly Assembly Syntax		Assembly Syntax	Description	# of words	# of cycle s	Status Flags Affected
1	ADD	ADD	Acc	Add Accumulators	1	1	OA,OB,SA,SB
		ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
		ADD	Wso,#Slit4,Acc	16-bit Signed Add to Accumulator	1	1	OA,OB,SA,SB
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
_	DIV.	BRA	GE,Expr	Branch if greater than or equal	1	1 (2)	None
		BRA	GEU,Expr	Branch if unsigned greater than or equal	1	1 (2)	None
		BRA	GT,Expr	Branch if greater than	1	1 (2)	None
		BRA	GTU,Expr	Branch if unsigned greater than	1	1 (2)	None
		BRA	LE,Expr	Branch if less than or equal	1	1 (2)	None
		BRA	LEU,Expr	Branch if unsigned less than or equal	1	1 (2)	None
		BRA	LT,Expr	Branch if less than	1	1 (2)	None
		BRA	LTU,Expr	Branch if unsigned less than	1	1 (2)	None
		BRA	N,Expr	Branch if Negative	1	1 (2)	None
		BRA	NC,Expr	Branch if Not Carry	1	1 (2)	None
		BRA	NN,Expr	Branch if Not Negative	1	1 (2)	None
		BRA	NOV,Expr	Branch if Not Overflow	1	1 (2)	None
		BRA	NZ,Expr	Branch if Not Zero	1	1 (2)	None
		BRA	OA,Expr	Branch if accumulator A overflow	1	1 (2)	None
		BRA	OB,Expr	Branch if accumulator B overflow	1	1 (2)	None
		BRA	OV,Expr	Branch if Overflow	1	1 (2)	None
		BRA	SA,Expr	Branch if accumulator A saturated	1	1 (2)	None
		BRA	SB,Expr	Branch if accumulator B saturated	1	1 (2)	None
		BRA	Expr	Branch Unconditionally	1	2	None
		BRA	Z,Expr	Branch if Zero	1	1 (2)	None
		BRA	Wn	Computed Branch	1	2	None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
	5021	BSET	Ws,#bit4	Bit Set Ws	1	1	None
8	BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
J	DOW	BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
		BTG	f,#bit4	Bit Toggle f	1	1	None
9	BTG						

© 2003 Microchip Technology Inc.

TABLE 22-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Bas elns tr #	Assembly Mnemonic		Assembly Syntax	Description		# of cycle s	Status Flags Affected
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
		BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
14	CALL	CALL	lit23	Call subroutine	2	2	None
		CALL	Wn	Call indirect subroutine	1	2	None
15	CLR	CLR	f	f = 0x0000	1	1	None
		CLR	WREG	WREG = 0x0000	1	1	None
		CLR	Ws	Ws = 0x0000	1	1	None
		CLR	Acc,Wx,Wxd,Wy,Wyd,AWB	Clear Accumulator	1	1	OA,OB,SA,SB
16	CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO,Sleep
17	COM	COM	f	$f = \overline{f}$	1	1	N,Z
••		COM	f,WREG	WREG = f	1	1	N,Z
		COM	Ws,Wd	Wd = Ws	1	1	N,Z
18	СР	СР	f	Compare f with WREG	1	1	C,DC,N,OV,Z
		СР	Wb,#lit5	Compare Wb with lit5	1	1	C,DC,N,OV,Z
		CP	Wb,Ws	Compare Wb with Ws (Wb - Ws)	1	1	C,DC,N,OV,Z
19	CP0	CP0	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z
		CP0	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z
20	CP1	CP1	f	Compare f with 0xFFFF	1	1	C,DC,N,OV,Z
		CP1	Ws	Compare Ws with 0xFFFF	1	1	C,DC,N,OV,Z
21	СРВ	СРВ	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z
		СРВ	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C,DC,N,OV,Z
		СРВ	Wb,Ws	Compare Wb with Ws, with Borrow (Wb - Ws - C)	1	1	C,DC,N,OV,Z
22	CPSEQ	CPSEQ	Wb, Wn	Compare Wb with Wn, skip if =	1	1 (2 or 3)	None
23	CPSGT	CPSGT	Wb, Wn	Compare Wb with Wn, skip if >		1 (2 or 3)	None
24	CPSLT	CPSLT	Wb, Wn	Compare Wb with Wn, skip if <		1 (2 or 3)	None
25	CPSNE	CPSNE	Wb, Wn	Compare Wb with Wn, skip if ≠		1 (2 or 3)	None
26	DAW	DAW	Wn	Wn = decimal adjust Wn	1	1	С
27	DEC	DEC	f	f = f -1	1	1	C,DC,N,OV,Z
		DEC	f,WREG	WREG = f -1	1	1	C,DC,N,OV,Z
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z

TABLE 22-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Bas elns Assembly tr Mnemonic		ASSEMBLY SYNTAY		Description	# of words	# of cycle s	Status Flags Affected
28	DEC2	DEC2	f	f = f -2	1	1	C,DC,N,OV,Z
		DEC2	f,WREG	WREG = f -2	1	1	C,DC,N,OV,Z
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z
29	DISI	DISI	#lit14	Disable Interrupts for k instruction cycles	1	1	None
30	DIV	DIV.S	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N,Z,C, OV
		DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N,Z,C, OV
		DIV.U	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N,Z,C, OV
		DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N,Z,C, OV
31	DIVF	DIVF	Wm,Wn	Signed 16/16-bit Fractional Divide	1	18	N,Z,C, OV
32	DO	DO	#lit14,Expr	Do code to PC+Expr, lit14+1 times	2	2	None
		DO	Wn,Expr	Do code to PC+Expr, (Wn)+1 times	2	2	None
33	ED	ED	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance (no accumulate)	1	1	OA,OB,OAB, SA,SB,SAB
34	EDAC	EDAC	Wm*Wm,Acc,Wx,Wy,Wxd	Euclidean Distance	1	1	OA,OB,OAB, SA,SB,SAB
35	EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
36	FBCL	FBCL	Ws,Wnd	Find Bit Change from Left (MSb) Side	1	1	С
37	FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
38	FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	С
39	GOTO	GOTO	Expr	Go to address	2	2	None
		GOTO	Wn	Go to indirect	1	2	None
40	INC	INC	f	f = f + 1	1	1	C,DC,N,OV,Z
		INC	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
		INC	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
41	INC2	INC2	f	f = f + 2	1	1	C,DC,N,OV,Z
		INC2	f,WREG	WREG = f + 2	1	1	C,DC,N,OV,Z
		INC2	Ws,Wd	Wd = Ws + 2	1	1	C,DC,N,OV,Z
42	IOR	IOR	f	f = f .IOR. WREG	1	1	N,Z
		IOR	f,WREG	WREG = f.IOR. WREG	1	1	N,Z
		IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N,Z
		IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N,Z
		IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N,Z
43	LAC	LAC	Wso,#Slit4,Acc	Load Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
44	LNK	LNK	#lit14	Link frame pointer	1	1	None
45	LSR	LSR	f	f = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	f,WREG	WREG = Logical Right Shift f	1	1	C,N,OV,Z
		LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C,N,OV,Z
		LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N,Z
		LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N,Z
46	MAC	MAC	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd, AWB	Multiply and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
		MAC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd	Square and Accumulate	1	1	OA,OB,OAB, SA,SB,SAB
47	MOV	MOV	f,Wn	Move f to Wn	1	1	None
		MOV	f	Move f to f	1	1	N,Z
		MOV	f,WREG	Move f to WREG	1	1	N,Z
		MOV	#lit16,Wn	Move 16-bit literal to Wn	1	1	None
		MOV.b	#lit8,Wn	Move 8-bit literal to Wn	1	1	None
		MOV	Wn,f	Move Wn to f	1	1	None
		MOV	Wso,Wdo	Move Ws to Wd	1	1	None
		MOV	WREG,f	Move WREG to f	1	1	N,Z
		MOV.D	Wns,Wd	Move Double from W(ns):W(ns+1) to Wd	1	2	None
		MOV.D	Ws,Wnd	Move Double from Ws to W(nd+1):W(nd)	1	2	None
48	MOVSAC	MOVSAC	Acc,Wx,Wxd,Wy,Wyd,AWB	Pre-fetch and store accumulator	1	1	None

TABLE 22-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Bas elns tr #	Assembly Mnemonic	Assembly Syntay Description		# of words	# of cycle s	Status Flags Affected	
49	MPY	MPY	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd	Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		MPY	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd	Square Wm to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
50	MPY.N	MPY.N	Wm*Wn,Acc,Wx,Wxd,Wy,Wyd	-(Multiply Wm by Wn) to Accumulator	1	1	None
51	MSC	MSC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd, AWB	Multiply and Subtract from Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
52	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd+1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd+1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd+1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd+1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd+1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd+1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None
53	NEG	NEG	Acc	Negate Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		NEG	f	f = f + 1	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = f + 1	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	Wd = Ws + 1	1	1	C,DC,N,OV,Z
54	NOP	NOP		No Operation	1	1	None
		NOPR		No Operation	1	1	None
55	POP	POP	f	Pop f from top-of-stack (TOS)	1	1	None
		POP	Wdo	Pop from top-of-stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from top-of-stack (TOS) to W(nd):W(nd+1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
56	PUSH	PUSH	f	Push f to top-of-stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to top-of-stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns+1) to top-of-stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
57	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
58	RCALL	RCALL	Expr	Relative Call	1	2	None
		RCALL	Wn	Computed Call	1	2	None
59	REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14+1 times	1	2	None
		REPEAT	Wn	Repeat Next Instruction (Wn)+1 times	1	2	None
60	RESET	RESET		Software device Reset	1	1	None
61	RETFIE	RETFIE		Return from interrupt	1	3 (2)	None
62	RETLW	RETLW	#lit10,Wn	Return with literal in Wn	1	3 (2)	None
63	RETURN	RETURN		Return from Subroutine	1	3 (2)	None
64	RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
		RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z
		RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z
65	RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N,Z
66	RRC	RRC	f	f = Rotate Right through Carry f	1	1	C,N,Z
		RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C,N,Z
		RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C,N,Z
67	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z
		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z
68	SAC	SAC	Acc,#Slit4,Wdo	Store Accumulator	1	1	None
		SAC.R	Acc,#Slit4,Wdo	Store Rounded Accumulator	1	1	None
69	SE	SE	Ws,Wnd	Wnd = sign extended Ws	1	1	C,N,Z

TABLE 22-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Bas elns tr #	Assembly Mnemonic		Assembly Syntax	ax Description		# of cycle s	Status Flags Affected
70	SETM	SETM	f	f = 0xFFFF	1	1	None
		SETM	WREG	WREG = 0xFFFF	1	1	None
		SETM	Ws	Ws = 0xFFFF	1	1	None
71	SFTAC	SFTAC	Acc,Wn	Arithmetic Shift Accumulator by (Wn)	1	1	OA,OB,OAB, SA,SB,SAB
		SFTAC	Acc,#Slit6	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAB, SA,SB,SAB
72	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z
		SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z
		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z
		SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z
		SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z
73	SUB	SUB	Acc	Subtract Accumulators	1	1	OA,OB,OAB, SA,SB,SAB
		SUB	f	f = f - WREG	1	1	C,DC,N,OV,Z
		SUB	f,WREG	WREG = f - WREG	1	1	C,DC,N,OV,Z
		SUB	#lit10,Wn	Wn = Wn - lit10	1	1	C,DC,N,OV,Z
		SUB	Wb,Ws,Wd	Wd = Wb - Ws	1	1	C,DC,N,OV,Z
		SUB	Wb,#lit5,Wd	Wd = Wb - lit5	1	1	C,DC,N,OV,Z
74	SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	f,WREG	WREG = f - WREG - (\overline{C})	1	1	C,DC,N,OV,Z
		SUBB	#lit10,Wn	Wn = Wn - lit10 - (\overline{C})	1	1	C,DC,N,OV,Z
		SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,Z
75	SUBR	SUBR	f	f = WREG - f	1	1	C,DC,N,OV,Z
		SUBR	f,WREG	WREG = WREG - f	1	1	C,DC,N,OV,Z
		SUBR	Wb,Ws,Wd	Wd = Ws - Wb	1	1	C,DC,N,OV,Z
		SUBR	Wb,#lit5,Wd	Wd = lit5 - Wb	1	1	C,DC,N,OV,Z
76	SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	f,WREG	WREG = WREG -f - (\overline{C})	1	1	C,DC,N,OV,Z
		SUBBR	Wb,Ws,Wd	$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
		SUBBR	Wb,#lit5,Wd	$Wd = lit5 - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z
77	SWAP	SWAP.b	Wn	Wn = nibble swap Wn	1	1	None
		SWAP	Wn	Wn = byte swap Wn	1	1	None
78	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None
79	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
80	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
81	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
82	ULNK	ULNK		Unlink frame pointer	1	1	None
83	XOR	XOR	f	f = f .XOR. WREG	1	1	N,Z
		XOR	f,WREG	WREG = f .XOR. WREG	1	1	N,Z
		XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N,Z
		XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N,Z
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z
84	ZE	ZE	Ws,Wnd	Wnd = Zero-Extend Ws	1	1	C,Z,N

23.0 DEVELOPMENT SUPPORT

The PICmicro[®] microcontrollers are supported with a full range of hardware and software development tools:

- · Integrated Development Environment
 - MPLAB® IDE Software
- · Assemblers/Compilers/Linkers
 - MPASMTM Assembler
 - MPLAB C17 and MPLAB C18 C Compilers
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
 - MPLAB C30 C Compiler
- MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
 - MPLAB dsPIC30 Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB ICE 4000 In-Circuit Emulator
- · In-Circuit Debugger
 - MPLAB ICD 2
- · Device Programmers
 - PRO MATE® II Universal Device Programmer
 - PICSTART® Plus Development Programmer
- · Low Cost Demonstration Boards
 - PICDEM™ 1 Demonstration Board
 - PICDEM.net™ Demonstration Board
 - PICDEM 2 Plus Demonstration Board
 - PICDEM 3 Demonstration Board
 - PICDEM 4 Demonstration Board
 - PICDEM 17 Demonstration Board
 - PICDEM 18R Demonstration Board
 - PICDEM LIN Demonstration Board
 - PICDEM USB Demonstration Board
- Evaluation Kits
 - KEELOQ®
 - PICDEM MSC
 - microID®
 - CAN
 - PowerSmart[®]
 - Analog

23.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows® based application that contains:

- · An interface to debugging tools
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
 - in-circuit debugger (sold separately)
- · A full-featured editor with color coded context
- · A multiple project manager
- Customizable data windows with direct edit of contents
- · High level source code debugging
- · Mouse over variable inspection
- · Extensive on-line help

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - source files (assembly or C)
 - absolute listing file (mixed assembly and C)
 - machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost effective simulators, through low cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increasing flexibility and power.

23.2 MPASM Assembler

The MPASM assembler is a full-featured, universal macro assembler for all PICmicro MCUs.

The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel® standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects
- · User defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

23.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI C compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

23.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian manages the creation and modification of library files of pre-compiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

23.5 MPLAB C30 C Compiler

The MPLAB C30 C compiler is a full-featured, ANSI compliant, optimizing compiler that translates standard ANSI C programs into dsPIC30F assembly language source. The compiler also supports many command-line options and language extensions to take full advantage of the dsPIC30F device hardware capabilities, and afford fine control of the compiler code generator.

MPLAB C30 is distributed with a complete ANSI C standard library. All library functions have been validated and conform to the ANSI C library standard. The library includes functions for string manipulation, dynamic memory allocation, data conversion, time-keeping, and math functions (trigonometric, exponential and hyperbolic). The compiler provides symbolic information for high level source debugging with the MPLAB IDE.

23.6 MPLAB ASM30 Assembler, Linker, and Librarian

MPLAB ASM30 assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 compiler uses the assembler to produce it's object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- · Rich directive set
- · Flexible macro language
- · MPLAB IDE compatibility

23.7 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any pin. The execution can be performed in Single-Step, Execute Until Break, or Trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and MPLAB C18 C Compilers, as well as the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent, economical software development tool.

23.8 MPLAB SIM30 Software Simulator

The MPLAB SIM30 software simulator allows code development in a PC hosted environment by simulating the dsPIC30F series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user defined key press, to any of the pins.

The MPLAB SIM30 simulator fully supports symbolic debugging using the MPLAB C30 C Compiler and MPLAB ASM30 assembler. The simulator runs in either a Command Line mode for automated tasks, or from MPLAB IDE. This high speed simulator is designed to debug, analyze and optimize time intensive DSP routines.

23.9 MPLAB ICE 2000 High Performance Universal In-Circuit Emulator

The MPLAB ICE 2000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers. Software control of the MPLAB ICE 2000 in-circuit emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE 2000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft[®] Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

23.10 MPLAB ICE 4000 High Performance Universal In-Circuit Emulator

The MPLAB ICE 4000 universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for highend PICmicro microcontrollers. Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICD 4000 is a premium emulator system, providing the features of MPLAB ICE 2000, but with increased emulation memory and high speed performance for dsPIC30F and PIC18XXXX devices. Its advanced emulator features include complex triggering and timing, up to 2 Mb of emulation memory, and the ability to view variables in real-time.

The MPLAB ICE 4000 in-circuit emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft Windows 32-bit operating system were chosen to best make these features available in a simple, unified application.

23.11 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low cost, run-time development tool, connecting to the host PC via an RS-232 or high speed USB interface. This tool is based on the Flash PICmicro MCUs and can be used to develop for these and other PICmicro microcontrollers. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the FLASH devices. This feature, along with Microchip's In-Circuit Serial Programming™ (ICSP™) protocol, offers cost effective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single-stepping and watching variables, CPU status and peripheral registers. Running at full speed enables testing hardware and applications in real-time. MPLAB ICD 2 also serves as a development programmer for selected PICmicro devices.

23.12 PRO MATE II Universal Device Programmer

The PRO MATE II is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features an LCD display for instructions and error messages and a modular detachable socket assembly to support various package types. In Stand-Alone mode, the PRO MATE II device programmer can read, verify, and program PICmicro devices without a PC connection. It can also set code protection in this mode.

23.13 PICSTART Plus Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus development programmer supports most PICmicro devices up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

23.14 PICDEM 1 PICmicro Demonstration Board

The PICDEM 1 demonstration board demonstrates the capabilities of the PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The sample microcontrollers provided with the PICDEM 1 demonstration board can be programmed with a PRO MATE II device programmer, or a PICSTART Plus development programmer. The PICDEM 1 demonstration board can be connected to the MPLAB ICE in-circuit emulator for testing. A prototype area extends the circuitry for additional application components. Features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs.

23.15 PICDEM.net Internet/Ethernet Demonstration Board

The PICDEM.net demonstration board is an Internet/ Ethernet demonstration board using the PIC18F452 microcontroller and TCP/IP firmware. The board supports any 40-pin DIP device that conforms to the standard pinout used by the PIC16F877 or PIC18C452. This kit features a user friendly TCP/IP stack, web server with HTML, a 24L256 Serial EEPROM for Xmodem download to web pages into Serial EEPROM, ICSP/MPLAB ICD 2 interface connector, an Ethernet interface, RS-232 interface, and a 16 x 2 LCD display. Also included is the book and CD-ROM "TCP/IP Lean, Web Servers for Embedded Systems," by Jeremy Bentham

23.16 PICDEM 2 Plus Demonstration Board

The PICDEM 2 Plus demonstration board supports many 18-, 28-, and 40-pin microcontrollers, including PIC16F87X and PIC18FXX2 devices. All the necessarv hardware and software is included to run the demonstration programs. The sample microcontrollers provided with the PICDEM 2 demonstration board can be programmed with a PRO MATE II device programmer, PICSTART Plus development programmer, or MPLAB ICD 2 with a Universal Programmer Adapter. The MPLAB ICD 2 and MPLAB ICE in-circuit emulators may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area extends the circuitry for additional application components. Some of the features include an RS-232 interface, a 2 x 16 LCD display, a piezo speaker, an on-board temperature sensor, four LEDs, and sample PIC18F452 and PIC16F877 FLASH microcontrollers.

23.17 PICDEM 3 PIC16C92X Demonstration Board

The PICDEM 3 demonstration board supports the PIC16C923 and PIC16C924 in the PLCC package. All the necessary hardware and software is included to run the demonstration programs.

23.18 PICDEM 4 8/14/18-Pin Demonstration Board

The PICDEM 4 can be used to demonstrate the capabilities of the 8-, 14-, and 18-pin PIC16XXXX and PIC18XXXX MCUs, including the PIC16F818/819, PIC16F87/88. PIC16F62XA and the PIC18F1320 family of microcontrollers. PICDEM 4 is intended to showcase the many features of these low pin count parts, including LIN and Motor Control using ECCP. Special provisions are made for low power operation with the supercapacitor circuit, and jumpers allow on-board hardware to be disabled to eliminate current draw in this mode. Included on the demo board are provisions for Crystal, RC or Canned Oscillator modes, a five volt regulator for use with a nine volt wall adapter or battery, DB-9 RS-232 interface, ICD connector for programming via ICSP and development with MPLAB ICD 2, 2x16 liquid crystal display, PCB footprints for H-Bridge motor driver, LIN transceiver and EEPROM. Also included are: header for expansion, eight LEDs, four potentiometers, three push buttons and a prototyping area. Included with the kit is a PIC16F627A and a PIC18F1320. Tutorial firmware is included along with the User's Guide.

23.19 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. A programmed sample is included. The PRO MATE II device programmer, or the PICSTART Plus development programmer, can be used to reprogram the device for user tailored application development. The PICDEM 17 demonstration board supports program download and execution from external on-board FLASH memory. A generous prototype area is available for user hardware expansion.

23.20 PICDEM 18R PIC18C601/801 Demonstration Board

The PICDEM 18R demonstration board serves to assist development of the PIC18C601/801 family of Microchip microcontrollers. It provides hardware implementation of both 8-bit Multiplexed/De-multiplexed and 16-bit Memory modes. The board includes 2 Mb external FLASH memory and 128 Kb SRAM memory, as well as serial EEPROM, allowing access to the wide range of memory types supported by the PIC18C601/801.

23.21 PICDEM LIN PIC16C43X Demonstration Board

The powerful LIN hardware and software kit includes a series of boards and three PICmicro microcontrollers. The small footprint PIC16C432 and PIC16C433 are used as slaves in the LIN communication and feature on-board LIN transceivers. A PIC16F874 FLASH microcontroller serves as the master. All three microcontrollers are programmed with firmware to provide LIN bus communication.

23.22 PICkit[™] 1 FLASH Starter Kit

A complete "development system in a box", the PICkit FLASH Starter Kit includes a convenient multi-section board for programming, evaluation, and development of 8/14-pin FLASH PIC® microcontrollers. Powered via USB, the board operates under a simple Windows GUI. The PICkit 1 Starter Kit includes the user's guide (on CD ROM), PICkit 1 tutorial software and code for various applications. Also included are MPLAB® IDE (Integrated Development Environment) software, software and hardware "Tips 'n Tricks for 8-pin FLASH PIC® Microcontrollers" Handbook and a USB Interface Cable. Supports all current 8/14-pin FLASH PIC microcontrollers, as well as many future planned devices.

23.23 PICDEM USB PIC16C7X5 Demonstration Board

The PICDEM USB Demonstration Board shows off the capabilities of the PIC16C745 and PIC16C765 USB microcontrollers. This board provides the basis for future USB products.

23.24 Evaluation and Programming Tools

In addition to the PICDEM series of circuits, Microchip has a line of evaluation kits and demonstration software for these products.

- KEELOQ evaluation and programming tools for Microchip's HCS Secure Data Products
- CAN developers kit for automotive network applications
- · Analog design boards and filter design software
- PowerSmart battery charging evaluation/ calibration kits
- IrDA® development kit
- microID development and rfLab[™] development software
- SEEVAL[®] designer kit for memory evaluation and endurance calculations
- PICDEM MSC demo boards for Switching mode power supply, high power IR driver, delta sigma ADC, and flow rate sensor

Check the Microchip web page and the latest Product Line Card for the complete list of demonstration and evaluation kits.

NOTES:

24.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC30F electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

For detailed information about the dsPIC30F architecture and core, refer to dsPIC30F Family Reference Manual (DS70046).

Absolute maximum ratings for the dsPIC30F family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

Absolute Maximum Ratings(†)

Ambient temperature under bias	-40°C to +125°C
Storage temperature	-65°C to +150°C
Voltage on any pin with respect to Vss (except VDD and MCLR)	-0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	-0.3V to +5.5V
Voltage on MCLR with respect to Vss (Note 1)	
Total power dissipation (Note 2)	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, Iικ (VI < 0 or VI > VDD) Output clamp current, Ιοκ (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports	200 mA

Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - \sum IOH} + \sum {(VDD - \bigvee VOH) x IOH} + \sum (VOI x IOL)

2: Voltage spikes below Vss at the $\overline{\text{MCLR}}$ VPR pin, inducing currents greater than 80 mA, may cause latchup. Thus, a series resistor of 50-100 Ω should be used when applying a "low" level to the $\overline{\text{MCLR}}$ /VPP pin, rather than pulling this pin directly to $\overline{\text{Vss}}$.

[†]NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note: All peripheral electrical characteristics are specified. For exact peripherals available on specific devices, please refer the the Family Cross Reference Table.

24.1 DC Characteristics

TABLE 24-1: OPERATING MIPS VS. VOLTAGE

Vpp Berge	Town Bonco		Max MIPS	
VDD Range	Temp Range	dsPIC30FXXX-30I dsPIC30FXXX-20I		dsPIC30FXXX-20E
4.5-5.5V	-40°C to 85°C	30	20	
4.5-5.5V	-40°C to 125°C			20
3.0-3.6V	-40°C to 85°C	20	15	
3.0-3.6V	-40°C to 125°C			15
2.5-3.0V	-40°C to 85°C	10	7.5	
2.5-3.0V	-40°C to 125°C			7.5

TABLE 24-2: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS				rd Operat otherwising tempe	se state	\$6.6	x: 2:5V to 5.5V ≤ Ta ≤ +85°C for Industrial ≤ Ta ≤ +125°C for Extended
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
Operatir	ng Voltage	(2)			\supset		
DC10	VDD	Supply Voltage	2.5		5.5	V	Industrial temperature
DC11	VDD	Supply Voltage	/2/.5		5.5	V	Extended temperature
DC12	VDR	RAM Data Retention Voltage ⁽³⁾	\sim	1.5	_	V	
DC16	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal		Vss	_	V	
DC17	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05			V/ms	0-5V in 0.1 sec 0-3V in 60 ms

Note 1: Data in "Typ" column is at 5V, 25% unless otherwise stated. Parameters are for design guidance only and are not tested.

2: These parameters are characterized but not tested in manufacturing.

3: This is the limit to which VDD can be lowered without losing RAM data.

TABLE 24-3: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACTI	ERISTICS		(unless other	Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended				
Parameter No.	Typical ⁽¹⁾	Max	Units		Co	onditions		
Operating Cur	rent (IDD) ⁽²⁾							
DC20	_	_	mA	-40°C				
DC20a	4	_	mA	25°C	3V			
DC20b	_	_	mA	85°C	3 V			
DC20c	_		mA	125°C		4 MIDO E C		
DC20d	_	_	mA	-40°C		1 MIPS EC mode		
DC20e	7		mA	25°C	Ī <u>,</u> ,			
DC20f	_	_	mA	85°C	5V			
DC20g	_		mA	125°C		$\downarrow \searrow$		
DC21	_		mA	-40°C				
DC21a	8		mA	25°C				
DC21b	_		mA	85°C <	8V >			
DC21c	_		mA	125°C		2.5 MIPS EC mode		
DC21d	_		mA	-40°C		2.5 MIPS EC mode		
DC21e	15		mA	/25°C	1 / 5 /			
DC21f	_		mA .	√88°C	5V			
DC21g	_		mA 🔷	125°C	1			
DC22	_	_	mA 🛴	40°C				
DC22a	_		mA	25°C	2),/			
DC22b	_	<	mA	85°C	- 3V			
DC22c	_	-//	∕> mA	125°C		40 MIDO 50 m da		
DC22d	_		/mA	-40°C		10 MIPS EC mode		
DC22e	_		₩A	25°C	5)/			
DC22f			mA	85°C	- 5V			
DC22g	_		mA	125°C				
DC23	- / 7	\rightarrow	mA	-40°C				
DC23a	/13		mA	25°C	2.7			
DC23b		⁷ –	mA	85°C	3 V			
DC23c	//-/>	_	mA	125°C	1	4 MIDS EC made 4V DL		
DC23d	\nearrow	_	mA	-40°C		4 MIPS EC mode, 4X PLL		
DC23e	22	_	mA	25°C	E\ /			
DC23f	/ _	_	mA	85°C	- 5V			
DC239	_	_	mA	125°C	1			

Note 1: Data in "Typical" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

^{2:} The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSC1 driven with external square wave from rail to rail. All I/O pins are configured as Inputs and pulled to VDD.

MCLR = VDD, WDT, FSCM, LVD and BOR are disabled. CPU, SRAM, Program Memory and Data Memory are operational. No peripheral modules are operating.

dsPIC30F

TABLE 24-3: DC CHARACTERISTICS: OPERATING CURRENT (IDD) (CONTINUED)

DC CHARACTI	ERISTICS		Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended					
Parameter No.	Typical ⁽¹⁾	Max	Units		Co	onditions		
Operating Cur	rent (IDD) ⁽²⁾							
DC24	_	_	mA	-40°C				
DC24a	29	_	mA	25°C	2)./			
DC24b	_	_	mA	85°C	3V			
DC24c	_		mA	125°C		40 MIDE FO 2242 4V DI I		
DC24d	_		mA	-40°C		10 MIPS EC mode, 4X PLL		
DC24e	50		mA	25°C		$\langle \overline{} \rangle$		
DC24f	_		mA	85°C	5V			
DC24g	_		mA	125°C				
DC25	_		mA	-40°C				
DC25a	23		mA	25°C				
DC25b	_		mA	85°C <	BV			
DC25c	_		mA	125°C		O MIDS EC mode OV DI I		
DC25d	_		mA	-40°C	\\ \\ \\ \\	8 MIPS EC mode, 8X PLL		
DC25e	41		mA	/\25°C	γ			
DC25f	_		mA .	√85°C	5V			
DC25g	_		mA 🔷	125°C				
DC26	_		mA —					
DC26a	39		mA	, 25°C	2)./			
DC26b	_	- ^	mA	85°C	3V			
DC26c	_	-//	∕> mA	125°C		15 MIDS CC made 9V DLI		
DC26d	_		mA	-40°C		15 MIPS EC mode, 8X PLL		
DC26e	70		v mA	25°C	5V			
DC26f	/		mA	85°C	30			
DC26g			mA	125°C				
DC27	- \		mA	-40°C				
DC27a	(50	\rightarrow $-$	mA	25°C	3V			
DC27b	$\wedge \overrightarrow{+} \sim$		mA	85°C				
DC27c	//+>	_	mA	-40°C		20 MIPS EC mode, 8X PLL		
DC27d	90		mA	25°C	5V			
DC27e		_	mA	85°C	J V			
DC27f	/ <u> </u>	_	mA	125°C				

Note 1: Data in "Typical" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSC1 driven with external square wave from rail to rail. All I/O pins are configured as Inputs and pulled to VDD. MCLR = VDD, WDT, FSCM, LVD and BOR are disabled. CPU, SRAM, Program Memory and Data Memory are operational. No peripheral modules are operating.

TABLE 24-3: DC CHARACTERISTICS: OPERATING CURRENT (IDD) (CONTINUED)

DC CHARACT	ERISTICS		Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended					
Parameter No.	Typical ⁽¹⁾	Max	Units		Co	onditions		
Operating Cur	rent (IDD) ⁽²⁾							
DC28	_		mA	-40°C				
DC28a	42	ı	mA	25°C	3V			
DC28b	_	1	mA	85°C				
DC28c	_		mA	-40°C		16 MJP8 EC mode, 16X PLL		
DC28d	76	_	mA	25°C	5V	· · ·		
DC28e	_		mA	85°C] 3v			
DC28f	_	ı	mA	125°C				
DC29	_	_	mA	-40°C				
DC29a	146	1	mA	25°C	5V	30 MIPS EC mode, 16X PLL		
DC29b	_		mA	85°C		So MIF3 EC Mode, TOX FEE		
DC29c	_		mA	125°C <	V ,			
DC30	_	_	mA	-40°C				
DC30a	7.0	_	mA	25°C	3V			
DC30b	_	_	mA	/85°C	1 "			
DC30c	_	_	mA <	√125°C		FRC (~ 2 MIPS)		
DC30d	_	_	mA 🔨	√40°C		THO (ZIVIII G)		
DC30e	12	_	mA _	25°C	5V			
DC30f	_	_	/mA	> 85°C				
DC30g	_		mA\	125°C				
DC31	_	-//	∕> mA	-40°C				
DC31a	1.5		/mA	25°C	3V			
DC31b	_		√ mA	85°C				
DC31c	/		mA	125°C		LPRC (~ 512 kHz)		
DC31d			mA	-40°C				
DC31e	2.5	\rightarrow	mA	25°C	5 V			
DC31f		\Diamond –	mA	85°C	_			
DC31g		<u> </u>	mA	125°C				

Note 1: Data in "Typical" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSC1 driven with external square wave from rail to rail. All I/O pins are configured as Inputs and pulled to VDD. MCLR = VDD, WDT, FSCM, LVD and BOR are disabled. CPU, SRAM, Program Memory and Data Memory are operational. No peripheral modules are operating.

dsPIC30F

TABLE 24-4: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHARACTI	ERISTICS		Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended					
Parameter No.	Typical ⁽¹⁾	Max	Units		Co	onditions		
Idle Current (III	DLE): Core OF	F Clock ON	Base Current	t ⁽²⁾				
DC40	_	_	mA	-40°C				
DC40a	3	_	mA	25°C	3V	$((\))$		
DC40b		_	mA	85°C	3 V			
DC40c	_	_	mA	125°C		1 MIPS EC mode		
DC40d	_	_	mA	-40°C		I IVIPS EC Mode		
DC40e	5		mA	25°C	<i>5</i> \/	\(\frac{1}{2}\)		
DC40f	_	_	mA	85°C	5V			
DC40g	_	_	mA	125°C		$\setminus \setminus \setminus$		
DC41	_	_	mA	-40°C				
DC41a	4.8		mA	25°C				
DC41b	_	_	mA	85°C <	BV			
DC41c	_		mA	125°C		O.F. MIDO. F.C. manda		
DC41d	_	_	mA	-40°(C) •	2.5 MIPS EC mode		
DC41e	8.6	_	mA	/)25°C	<i>-</i>			
DC41f	_		mA 🔍	√85°C	5V			
DC41g	_	_	mA 🔷	125°C				
DC42	_	_	mA —					
DC42a	_		mA	25°C	21/			
DC42b	_	- ^	mA	85°C	3V			
DC42c		-//		125°C		10 MIPS EC mode		
DC42d	1) 	mA	-40°C		10 MIF3 EC Mode		
DC42e	1		v mA	25°C	5V			
DC42f			mA	85°C	3 V			
DC42g			mA	125°C				
DC43	-	$\left\langle \cdot \right\rangle$	mA	-40°C				
DC43a	(7:7	\rightarrow $-$	mA	25°C	3V			
DC43b	$\wedge \downarrow \downarrow \searrow \sim$	<u> </u>	mA	85°C	J V			
DC43c	//+	_	mA	125°C		4 MIPS EC mode, 4X PLL		
DC43d	\frac{1}{1}		mA	-40°C		T WIII O LO IIIOUE, 4A FLL		
DC43e	13	_	mA	25°C	5V			
DC43f		_	mA	85°C	3 v			
DC439	_	_	mA	125°C				

Note 1: Data in "Typical" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

^{2:} Base lidle current is measured with Core off, Clock on and all modules turned off.

TABLE 24-4: DC CHARACTERISTICS: IDLE CURRENT (IIDLE) (CONTINUED)

DC CHARACTI	ERISTICS		Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended					
Parameter No.	Typical ⁽¹⁾	Max	Units		Co	onditions		
Idle Current (III	DLE): Core OF	F Clock ON	Base Current	t ⁽²⁾				
DC44	_	_	mA	-40°C				
DC44a	15	_	mA	25°C	3V			
DC44b	_	_	mA	85°C	3 V			
DC44c	_	_	mA	125°C		10 MIRS EC mode, 4X PLL		
DC44d	_	_	mA	-40°C		10 MIPS EC Mode, 4X PLL		
DC44e	29	_	mA	25°C	5V			
DC44f	_	_	mA	85°C	ov _			
DC44g	_	_	mA	125°C		$\downarrow \searrow$		
DC45	_	_	mA	-40°C				
DC45a	13	_	mA	25°C				
DC45b	_	_	mA	85°C <	3V ×			
DC45c	_	_	mA	125°C		0 MIDC FC made 0V DI I		
DC45d	_	_	mA	-40°C	1)	8 MIPS EC mode, 8X PLL		
DC45e	24	_	mA	/25°C	5,,			
DC45f	_	_	mA 🔍	√885°C	5V			
DC45g	_	_	mA	125°C				
DC46	_	_	mA _	40°C				
DC46a	22	_	mA	25°C	2),/			
DC46b	_	_ ^	mA	85°C	- 3V			
DC46c	_	-//	∕> mA	125°C		15 MIDS CC mode 9V DI I		
DC46d	_		/mA	-40°C		15 MIPS EC mode, 8X PLL		
DC46e	40		₩A	25°C	5V			
DC46f			mA	85°C	30			
DC46g			mA	125°C				
DC47	- / 7	$\overline{}$	mA	-40°C				
DC47a	29	\Diamond –	mA	25°C	3V			
DC47b	$\wedge \downarrow \downarrow \searrow \sim$	>	mA	85°C				
DC47c	//-		mA	-40°C		20 MIPS EC mode, 8X PLL		
DC47d	52		mA	25°C	5V			
DC47e	\	_	mA	85°C	J V			
DC47f	/ _		mA	125°C				

Note 1: Data in "Typical" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

Base IIDLE current is measured with Core off, Clock on and all modules turned off.

TABLE 24-4: DC CHARACTERISTICS: IDLE CURRENT (IIDLE) (CONTINUED)

DC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended					
Parameter No.	Typical ⁽¹⁾	Max	Units			onditions		
Idle Current (II	DLE): Core OF	F Clock ON	Base Current	<u>t</u> (2)				
DC48	_	_	mA	-40°C				
DC48a	24	_	mA	25°C	3V	$((\))$		
DC48b	_	_	mA	85°C				
DC48c	_	_	mA	-40°C		16 MIPS EC mode, 16X PLL		
DC48d	43	_	mA	25°C	<i>5</i> \/	\ \\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		
DC48e	_	_	mA	85°C	5V	\(\frac{1}{2}\)		
DC48f	_	_	mA	125°C				
DC49	_	_	mA	-40°C	~ []			
DC49a	73	_	mA	25°C	_ 5V	30 MIPS EC mode, 16X PLL		
DC49b	_	_	mA	85°C	O ^{3V}	30 MIPS EC Mode, 16X PLL		
DC49c	_	_	mA	125°C <	· ·			
DC50	_	_	mA	-40°C				
DC50a	4.0	_	mA	25°C)			
DC50b	_	_	mA	/\85°C) 3 v			
DC50c	_	_	mA <	√125°C		FRC (~ 2 MIPS)		
DC50d	_	_	mA 🔷	-49°C		PRC (~ 2 MIP3)		
DC50e	7.0	_	mA —	25°C	5V			
DC50f	_	_	mA \	, 85°C	3 V			
DC50g	_	- ^	mA	125°C				
DC51	_	-//		-40°C				
DC51a	1.0		mΑ	25°C	3V			
DC51b	_		▼ mA	85°C	30			
DC51c			mA	125°C		LPRC (~ 512 kHz)		
DC51d			mA	-40°C		LI NO (* 312 NIZ)		
DC51e	1.5	\searrow	mA	25°C	5 V			
DC51f			mA	85°C	J V			
DC51g		⁷ –	mA	125°C		ore are for decign guidance only		

Note 1: Data in "Typical" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

© 2003 Microchip Technology Inc.

Base IDLE current is measured with Core off, Clock on and all modules turned off.

TABLE 24-5: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	ERISTICS		(unless oth	erwise state			
			Operating to	emperature		+85°C for Industrial +125°C for Extended	
Parameter No.	Typical ⁽¹⁾	Max	Units		(Conditions	
Power Down	Current (IPD) ⁽	2)					
DC60	_	_	μΑ	-40°C			
DC60a	0.1	_	μΑ	25°C	3V		
DC60b	_	_	μΑ	85°C	- 3V		
DC60c	_	_	μΑ	125°C	1	Base Paux Paux Current(3)	
DC60d	_	_	μΑ	-40°C		Base Power Down Current ⁽³⁾	
DC60e	0.2	_	μΑ	25°C			
DC60f	_	_	μΑ	85°C	5V		
DC60g	_	_	μΑ	125°C	1 _ \		
DC61	_	_	μΑ	-40°C			
DC61a	6.8	_	μΑ	25°C			
DC61b	_	_	μΑ	85°C	$\langle 3 \rangle$		
DC61c	_	_	μΑ	125°C) A/-t-b-d Time (3)	
DC61d	_	_	μΑ	-40°C(Watchdog Timer Current: ∆Iwpт ⁽³⁾	
DC61e	16	_	μΑ	28°C			
DC61f	_	_	μΑ	<85°€	5V		
DC61g	_	_	μΑ	125°C	1		
DC62	_	_	μA	-40°C			
DC62a	5.5	_	MA	25°C	2),/		
DC62b	_	_	μΑ	85°C	3V		
DC62c	_	- //	/> μ A	125°C	1	Time on 4/22 kd le Constale Altri22(3)	
DC62d	_		μA	-40°C		Timer 1 w/32 kHz Crystal: ∆I⊺ı32 ⁽³⁾	
DC62e	7.5	(F)	μΑ	25°C	F\/		
DC62f	_		μΑ	85°C	- 5V		
DC62g	- ~		μΑ	125°C	7		
DC63	_ <		μΑ	-40°C			
DC63a	/32	\triangleright –	μΑ	25°C	7		
DC63b	V 7/2	> _	μΑ	85°C	3 V		
DC63c	//-/>	_	μΑ	125°C	7	BOD On Albon(3)	
DC63d	77+	_	μΑ	-40°C		BOR On: ΔIBOR ⁽³⁾	
DC63e	38	_	μΑ	25°C			
DC63f	V —	_	μA	85°C	 5V		
DC639	1 –	_	μΑ	125°C	1		
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\			·			rameters are for design quidance	

Note 1: Data in the Typical column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

^{2:} Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled high. LVD, BOR, WDT, etc. are all switched off.

^{3:} The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

TABLE 24-5: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD) (CONTINUED)

DC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated)					
DC CHARACT	EKISTICS		Operating to	emperature		. ≤ +85°C for Industrial		
Parameter No.	Typical ⁽¹⁾	Max	Units			+125°C for Extended Conditions		
Power Down (Current (IPD) ⁽	2)						
DC64	_	_	μΑ	-40°C				
DC64a	_		μΑ	25°C	2),/			
DC64b	_	_	μΑ	85°C	- 3V			
DC64c	_	_	μΑ	125°C		10 hit (DS: Alaparo(3)		
DC64d	_	_	μΑ	-40°C		10-bit ADC: ΔIADC/10 ⁽³⁾		
DC64e	_	_	μΑ	25°C	5V			
DC64f	_	_	μΑ	85°C] 3V			
DC64g	_	_	μΑ	125°C	\ \ \			
DC65	_		μΑ	-40°C				
DC65a	_		μΑ	25°C	3	<u> </u>		
DC65b	_	_	μΑ	85°C				
DC65c	_	_	μΑ	125°C		12-bit ADC: ΔΙΑDC12 ⁽³⁾		
DC65d	_	_	μΑ	-40°C(12-bit ADO. AIADO 12		
DC65e	_	_	μΑ	25°C	5V			
DC65f	_	_	μΑ	<\\^\\\\$5°\C]			
DC65g	_	_	μΑ	125°C				
DC66	_	_	μА	_ _ _ _ _ − 4 0°C				
DC66a	25	_	MA/	∑ 25°C	3V			
DC66b	_		μΑ	° 85°C				
DC66c	_	- //	<u>γ</u> μΑ	125°C		Low Voltage Detect: ∆IL∨D ⁽³⁾		
DC66d	_		/µA	-40°C	_	Low Voltage Detect. Alevo		
DC66e	30	(F)	√μΑ	25°C	5V			
DC66f		$\sqrt{+}$	μΑ	85°C]			
DC66g	- <u>-</u>		μΑ	125°C				

Note 1: Data in the Typical column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled high. LVD, BOR, WDT, etc. are all switched off.

3: The \(\Delta\) current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

TABLE 24-6: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

DC CHA	ARACTER	ISTICS	Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended						
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
	VIL	Input Low Voltage ⁽²⁾							
DI10		I/O pins: with Schmitt Trigger buffer	Vss	_	0.2 VDD	٧			
DI15		MCLR	Vss	_	0.2 VDD	V			
DI16		OSC1 (in XT, HS and LP modes)	Vss	_	0.2 VDD	V			
DI17		OSC1 (in RC mode) ⁽³⁾	Vss	_	0.3 VDD	V <	<u> </u>		
DI18		SDA, SCL	TBD		TBD	X-	SM bus disabled		
DI19		SDA, SCL	TBD		TBD	(N/	SM-bus enabled		
DI20	VIH	Input High Voltage ⁽²⁾ I/O pins:							
		with Schmitt Trigger buffer	0.8 VDD	_	VDD.				
DI25		MCLR	0.8 VDD	<i>-/</i> .	Voo	\rangle_{V}			
DI26		OSC1 (in XT, HS and LP modes)	0.7 VDD		₹	V			
DI27		OSC1 (in RC mode) ⁽³⁾	0.9 VDD		₩ DD	V			
DI28		SDA, SCL	TBD, \		TBD	V	SM bus disabled		
DI29		SDA, SCL	7/B/D/		TBD	V	SM bus enabled		
	ICNPU	CNxx Pull-up Current ⁽²⁾							
DI30				250	400	μΑ	VDD = 5V, VPIN = VSS		
DI31			TBD	TBD	TBD	μΑ	VDD = 3V, VPIN = VSS		
	lı∟	Input Leakage Current ⁽²⁾⁽⁴⁾⁽⁵⁾							
DI50		I/O ports	_	0.01	±1	μΑ	Vss ≤ VPIN ≤ VDD, Pin at hi-impedance		
DI55		MCLR	_	0.05	±5	μΑ	$Vss \leq Vpin \leq Vdd$		
DI56		osc1	_	0.05	±5	μΑ	$Vss \leq VPIN \leq VDD, \ XT, \ HS$ and LP Osc mode		

Note 1: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: These parameters are characterized but not tested in manufacturing.

3: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the dsPtC30F device be driven with an external clock while in RC mode.

4: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

Negative current is defined as current sourced by the pin.

dsPIC30F

TABLE 24-7: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

DC CHA	DC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial						
			-40°C ≤ TA ≤ +125°C for Extended							
Param No.	Symbol	Characteristic	Min	Тур ⁽¹⁾	Conditions					
	Vol	Output Low Voltage ⁽²⁾								
DO10		I/O ports	_	_	0.6	V	IOL = 8.5 mA, VDB = 5V			
			_	_	TBD	V	IOL = 2.0 m/A (VDD) = 3V			
DO16		OSC2/CLKOUT	_		0.6	V	IOL = 1.6 mA, VDD = 5V			
		(RC or EC Osc mode)	_		TBD	V	$IOL \neq 2.0 \text{ mA}, VDD = 3V$			
	Vон	Output High Voltage ⁽²⁾								
DO20		I/O ports	VDD - 0.7		_	V (10H = -3.0 mA, VDD = 5V			
			TBD	_	_	_v \	NoH = -2.0 mA, VDD = 3V			
DO26		OSC2/CLKOUT	VDD - 0.7	_	_ <u> </u>	(K)	10H = -1.3 mA, VDD = 5V			
		(RC or EC Osc mode)	TBD	_	\prec		ЮН = -2.0 mA, VDD = 3V			
		Capacitive Loading Specs on Output Pins ⁽²⁾								
DO50	Cosc2	OSC2/SOSC2 pin	_		15	pF	In XTL, XT, HS and LP modes			
			_				when external clock is used to drive OSC1.			
DO56	Cio	All I/O pins and OSC2	<i>-//</i> /		50	pF	RC or EC Osc mode			
DO58	Св	SCL, SDA			400	pF	In I ² C mode			

Note 1: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: These parameters are characterized but not tested in manufacturing.

FIGURE 24-1: LOW-VOLTAGE DETECT CHARACTERISTICS




TABLE 24-8: ELECTRICAL CHARACTERISTICS: LVDL


DC CHARACTERISTICS Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended

Param No.	Symbol	Characteristic ⁽	1)	Min	Тур	Max	Units	Conditions
LV10	VPLVD	LVDL Voltage on VDD transition high to low	LVDL = 0000 ⁽²⁾		_	_	V	
			LVDL = 0001 ⁽²⁾	_	_	_	V	
			LVDL = 0010 ⁽²⁾	_	_	_ <i><</i>	/ K/	\supset)
			LVDL = 0011 ⁽²⁾	_	_	<i>→</i>	X	
			LVDL = 0100	2.50	_	2.65	\bigvee	
			LVDL = 0101	2.70	_<	2.86	√V	
			LVDL = 0110	2.80	_/	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	V	
			LVDL = 0111	3.00	1	§ .18	V	
			LVDL = 1000	3.30	4	√3.50	V	
			LVDL = 1001	3.50	À	3.71	V	
			LVDL = 1010 /	3.60	$\left. \right\rangle _{D}^{I}$	3.82	V	
			LVDL = 1011	380		4.03	V	
			LVDL = 1/100	4.00	1	4.24	V	
			LVDL/5 1101	4.20	_	4.45	V	
			LVDL = 1110	4.50		4.77	V	•
LV15	VLVDIN	External LVD input pin threshold voltage	(VDL = 1111	_	_	_	V	

Note 1: These parameters are characterized but not tested in manufacturing.

2: These values not in usable operating range.





dsPIC30F

TABLE 24-9: ELECTRICAL CHARACTERISTICS: BOR

DC CHARACTERISTICS			(unless otherw	Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended					
Param No.	Symbol	nbol Characteristic			Typ ⁽¹⁾	Max	Units	Conditions	
BO10	VBOR	BOR Voltage ⁽²⁾ on VDD transition high to	BORV = 00 ⁽³⁾	_	_	_	V	Not in operating range	
		low	BORV = 01	2.7	_	2.86	V		
			BORV = 10	4.2	_	4.46	V <		
			BORV = 11	4.5	_	4.78	\sqrt{N}		
BO15	VBHYS				5		(m)		

Note 1: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: These parameters are characterized but not tested in manufacturing

3: 00 values not in usable operating range.

TABLE 24-10: DC CHARACTERISTICS: PROGRAM AND EFPROM

			Standard Operating Conditions: 2.5V to 5.5V							
DC CHA	RACTERI	ISTICS			i se state					
DO OTIA	IVAO I EIKI	01100	Operating temperature ✓40°C ≤ TA ≤ +85°C for Industrial							
				\sim (\		-40°C :	≤ Ta ≤ +125°C for Extended			
Param No.	Symbol	Characteristic	Min	Typ(1)	Max	Units	Conditions			
		Data EEPROM Memory ⁽²⁾								
D120	ED	Byte Endurance	100K	\rightarrow M	_	E/W	-40°C ≤ TA ≤ +85°C			
D121	VDRW	VDD for Read/Write	AMIN	_	5.5	V	Using EECON to read/write VMIN = Minimum operating voltage			
D122	TDEW	Erase/Write Cycle Time	_	2	_	ms				
D123	TRETD	Characteristic Retention	40	100	_	Year	Provided no other specifications are violated			
		Program FLASH Memory ⁽²⁾								
D130	EР	Cell Endurance	10K	100K	_	E/W	-40°C ≤ TA ≤ +85°C			
D131	Vpr ∧	Vop for Read	VMIN	_	5.5	V	VMIN = Minimum operating voltage			
D132	VEB \	VDD for Block Erase	3.0	_	5.5	V				
D133	VPEW	VDD for Erase/Write	3.0	_	5.5	V				
D134	TREW	Erase/Write Cycle Time	_	2	_	ms				
D135 <	TRETO	Characteristic Retention	40	100	_	Year	Provided no other specifications are violated			
D136	TEB	ICSP Block Erase Time		4	_	ms				

Note 1: Data in "Typ" column is at 5V, 25°C unless otherwise stated.

These parameters are characterized but not tested in manufacturing.


24.2 AC Characteristics and Timing Parameters

The information contained in this section defines dsPIC30F AC characteristics and timing parameters.

TABLE 24-11: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 2.5V to 5.5V
	(unless otherwise stated)
AC CHARACTERISTICS	Operating temperature -40°C ≤ TA ≤ +85°C for Industrial
	-40°C ≤ TA ≤ +125°C for Extended
	Operating voltage VDD range as described in DC Spec Section 24.0.

FIGURE 24-3: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS








TABLE 24-12: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for Extended						
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions			
OS10	Fosc	External CLKIN Frequency ⁽²⁾ (External clocks allowed only in EC mode)	DC 4 4 4	_ _ _ _	40 10 10 7.5	MHz MHz MHz MHz	EC EC with 4x-PLL EC with 8x PLL EC with 16x PUL			
		Oscillator Frequency ⁽²⁾	DC 0.4 4 4 4 4 10 31 —		4 4 10 10 10 7.5 25 33	MHz MHz MHz MHz MHz MHz MHz KHz KHz	R6 X1L X1 X1 with 4x PLL X1 with 8x PLL XT with 16x PLL HS LP FRC internal LPRC internal			
OS20	Tosc	Tosc = 1/Fosc	_			_	See parameter OS10 for Fosc value			
OS25	Tcy	Instruction Cycle Time ⁽²⁾⁽³⁾	33	$\downarrow (\neq)$) DC	ns	See Table 24-14			
OS30	TosL, TosH	External Clock ⁽²⁾ in (OSC1) High or Low Time	TBD TBD TBD		_ _ _ _	ns ns µs ns	XTL osc XT osc LP osc HS osc			
OS31	TosR, TosF	External Clock ⁽²⁾ in (OSC1) Rise or Fall Time		_	TBD TBD TBD TBD	ns ns ns	XTL osc XT osc LP osc HS osc			
OS40	TckR	CLKOUT Rise Time (2)(4)	_	6	10	ns				
OS41	TckF	CLKOUT Fall Time (2)(4)	_	6	10	ns				

Ctandard Oneration Canditions, 2 EV to E EV

Note 1: Data in "Typ" column is at 51, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: These parameters are characterized but not tested in manufacturing.

3: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

Measurements are taken in EC or ERC modes. The CLKOUT signal is measured on the OSC2 pin. CLKOUT is low for the Q1-Q2 period (1/2 Tcy) and high for the Q3-Q4 period (1/2 Tcy).

TABLE 24-13: PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.5 TO 5.5 V)

Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated)

Operating temperature -40°C ≤ TA ≤ +85°C for Industrial

 -40° C \leq TA \leq +125 $^{\circ}$ C for Extended

Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions
OS50	FPLLI	PLL Input Frequency Range ⁽²⁾	4	_	10	MHz	EC, XT modes with PLL
OS51	Fsys	On-chip PLL Output ⁽²⁾	16	_	120	MHz	EC, XT modes with RLL
OS52	TLOC	PLL Start-up Time (Lock Time)	_	20	50	μS	
OS53	DCLK	CLKOUT Stability (Jitter)	TBD	1	TBD	%	Measured over 100 ms

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 24-14: INTERNAL CLOCK TIMING EXAMPLES

Clock Oscillator Mode	Fosc (MHz) ⁽¹⁾	Tcγ (μsec) ⁽²⁾	MIPS ⁽³⁾ w/o PLL	MIPS(3) WPLL x4	MIPS ⁽³⁾ w PLL x8	MIPS ⁽³⁾ w PLL x16
EC	0.200	20.0	0.05		_	_
	4	1.0	1.0	4.0	8.0	16.0
	10	0.4	2,5	10.0	20.0	_
	25	0.16	25.0			_
XT	4	1.0	(1.0)	4.0	8.0	16.0
	10	0.4	2.5	10.0	20.0	_

Note 1: Assumption: Oscillator Postscaler is divide by 1.

2: Instruction Execution Cycle Time: Tcy \(\) M/PS.

3: Instruction Execution Frequency: MIPS = (Posc * PLLx) / 4 [since there are 4 Q clocks per instruction cycle].

TABLE 24-15: INTERNAL REACCURACY

AC CHA	RACTERISTICS	Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended						
Param No.	Characteristic	Min Typ Max Units Conditions					ons	
	FRC @ Freq = 8 MHz(1)							
F14		TBD	+/-1	TBD	%	+25°C	VDD = 3V	
F15 <		TBD	_	TBD	%	-10°C to +85°C	VDD = 3V	
F16		TBD	_	TBD	%	-40°C to +85°C	VDD = 3V	
F ₁₇	>	TBD	+/-1	TBD	%	+25°C	VDD = 5V	
F18\\		TBD	_	TBD	%	-10°C to +85°C	VDD = 5V	
F19 💛		TBD	_	TBD	%	-40°C to +85°C	VDD = 5V	
	LPRC @ Freq = 512 kHz ⁽²⁾							
F20		TBD	_	TBD	%	-40°C to +85°C	VDD = 3V	
F21		TBD	_	TBD	%	-40°C to +85°C	VDD = 5V	

Note 1: Frequency calibrated at 25°C. TUN bits can be used to compensate for temperature drift.

2: LPRC frequency after calibration.

3: Change of LPRC frequency as VDD changes.

FIGURE 24-5: CLKOUT AND I/O TIMING CHARACTERISTICS





TABLE 24-16: CLKOUT AND I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Oper (unless otherw Operating temp	vise state	d) 40°C≤	Tx ≤ +85	°C for Inc	dustrial Extended
Param No.	Symbol	Characteristic ⁽¹⁾⁽²⁾⁽³⁾		Min	Typ ⁽⁴⁾	Max	Units	Conditions
DO31	TioR	Port output rise time		\sim	10	25	ns	_
DO32	TioF	Port output fall time		(–	10	25	ns	_
DI35	TINP	INTx pin high or low t	ime (output)	√ 20			ns	_
DI40	TRBP	CNx high or low time	(input)	2 Tcy		_	ns	_

- Note 1: These parameters are asynchronous events not related to any internal clock edges
 - Measurements are taken in RC mode and EC mode where CLKOUT output is 4 x Tosc.
 These parameters are characterized but not tested in manufacturing.
 Data in "Typ" column is at 50, 25 C inless otherwise stated.



RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP **FIGURE 24-6:**

TABLE 24-17: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER AND BROWN-OUT RESET TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for Extended					
Param No.	Symbol	Characteristic ⁽¹⁾	Min Typ ⁽²⁾ Max Units Condition				Conditions		
SY10	TmcL	MCLR Pulse Width (low)	2	_	_	μS	-40°C to +85°C		
SY11	TPWRT	Power-up Timer Period	TBD TBD TBD TBD	0 4 16 64	TBD TBD TBD TBD	ms	-40°C to +85°C User programmable		
SY12	TPOR	Power On Reset Delay	3	10	30	μs	-40°C to +85°C		
SY13	Tioz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset	_	_	100	ns	\supset		
SY20	TWDT1	Watchdog Timer Time-out Period (No Prescaler)	1.8	2.0	2.2	ms	VDD = 5V, -40°C to +85°C		
	TWDT2		1.9	2.1	2.3	√ms	$VDD = 3V, -40^{\circ}C \text{ to } +85^{\circ}C$		
SY25	TBOR	Brown-out Reset Pulse Width (3)	100	$\overline{\langle}$		μs	VDD ≤ VBOR (D034)		
SY30	Tost	Oscillation Start-up Timer Period		1024 Tosc			Tosc = OSC1 period		
SY35	TFSCM	Fail-Safe Clock Monitor Delay	_	(100)	<u></u>	μS	-40°C to +85°C		

- Note 1: These parameters are characterized but not tested in manufacturing.
 - Data in "Typ" column is at 5V, 25°C unless otherwise stated.
 - 3: Refer to Figure 24-2 and Table 24-9 for BOR.

FIGURE 24-7: BAND GAP START-UP TIME CHARACTERISTICS




TABLE 24-18: BAND GAP START-UP TIME REQUIREMENTS

AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions		
SY40	Твдар	Band Gap Start-up Time	_	20	50	μs	Defined as the time between the instant that the band gap is enabled and the moment that the band gap reference voltage is stable. RCON<13>Status bit		

- Note 1: These parameters are characterized but not tested in manufacturing.
 - 2: Data in "Typ" column is at 5V, 25°C unless otherwise stated.

© 2003 Microchip Technology Inc.

FIGURE 24-8: TYPE A, B AND C TIMER EXTERNAL CLOCK TIMING CHARACTERISTICS




TABLE 24-19: TYPE A TIMER EXTERNAL CLOCK TIMING REQUIREMENTS

	Standard Operating Conditions: 2,5V to 5.5V
AC CHARACTERISTICS	(unless otherwise stated)
AC CHARACTERISTICS	Operating temperature \40°6 ≤ TA ≤ +85°C for Industrial
	$//$)40°C \leq TA \leq +125°C for Extended

				//)				
Param No.	Symbol	Charact	Characteristic		Тур	Max	Units	Conditions
TA11	ТтхН	TxCK High Time	Synchronous, no prescaler	0.5 TCY + 20	_	_	ns	Must also meet parameter TA15
			Synchronous, with prescaler	10	_	_	ns	
			Asynchronous	10	_	_	ns	
TA10	TTXL	TxCK Low Time	Synchronous, no prescaler	0.5 Tcy + 20	_	_	ns	Must also meet parameter TA15
			Synchronous, with prescaler	10	_	_	ns	
			Asynchronous	10	_	_	ns	
TA15	ТтхР	TxCK Input Period	Synchronous, no prescaler	Tcy + 10	_	_	ns	
			Synchronous, with prescaler	Greater of: 20 ns or (Tcy + 40)/N	_	_	_	N = prescale value (1, 8, 64, 256)
	(\)		Asynchronous	20	_	_	ns	
OS60	Ft1	SOSC1/T1CK oscil frequency range (or by setting bit TCS (scillator enabled	DC	_	50	kHz	
TA20	TCKEXTMRL	Delay from Externa Edge to Timer Incre		2 Tosc		6 Tosc	_	

Note: Timer1 is a Type A.

TABLE 24-20: TYPE B TIMER EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended

Param No.	Symbol	Characteristic		Min	Тур	Max	Units	Conditions
TB11	TtxH	TxCK High Time	Synchronous, no prescaler	0.5 Tcy + 20	1	_	ns	Must also meet parameter TB15
			Synchronous, with prescaler	10	1		ns (
TB10	TtxL	TxCK Low Time	Synchronous, no prescaler	0.5 Tcy + 20	_		ns	Must also meet parameter TB15
			Synchronous, with prescaler	10	_		ns	
TB15	TtxP	TxCK Input Period	Synchronous, no prescaler	Tcy + 10	_ <		ns	N = prescale value
			Synchronous, with prescaler	Greater of: 20 ns or (Tcy + 40)/N				(1, 8, 64, 256)
TB20	TCKEXTMRL	Delay from External TQCK Clock Edge to Timer Increment		2 Tosc		6 Tosc	_	

Note: Timer2 and Timer4 are Type B.

TABLE 24-21: TYPE C TIMER EXTERNAL CLOCK TIMING REQUIREMENTS

Delay from External TQCK Clock

Edge to Timer Increment

IADEL	47 -41.	LO IIIILN EXIL	LINIAL OLOGIN	VIJIMINO ILLO	XOIIVEI	ILITIO		
AC CHARACTERISTICS Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industriating temperature $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extenditions (Parameters of the Parameters of								or Industrial
Param No.	Symbol	Charact	eristic	Min	Тур	Max	Units	Conditions
TC11	TtxH	TxCK High Time	Synehronous	0.5 Tcy + 20	_	_	ns	Must also meet parameter TC15
TC10	TtxL	TxCK Low Time	Synchronous	0.5 Tcy + 20	_	_	ns	Must also meet parameter TC15
TC15	TtxP	TxCK Input Period	Synchronous, no prescaler	Tcy + 10	_	_	ns	N = prescale value
			Synchronous, with prescaler	Greater of: 20 ns or				(1, 8, 64, 256)

(Tcy + 40)/N

2 Tosc

6 Tosc

Note: Timer3 and Timer5 are Type C.

TCKEXTMRL

TC20

FIGURE 24-9: TIMERQ (QEI MODULE) EXTERNAL CLOCK TIMING CHARACTERISTICS




TABLE 24-22: QEI MODULE EXTERNAL CLOCK TIMING REQUIREMENTS

	Standard Operating Conditions: 2.5 1/2.5 1
AC CHARACTERISTICS	(unless otherwise stated)
AO ONAKAOTEKIOTIOO	Operating temperature >40°C \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
	—A®C ≤TA ≤ +125°C for Extended

Param No.	Symbol	Characteri	stic ⁽¹⁾	Min	Тур	Max	Units	Conditions
TQ11	TtQH	•	Synchronous, with prescaler	Tcx + 20	\rightarrow	_	ns	Must also meet parameter TQ15
TQ10	TtQL		Synchronous, with prescaler	TcY+20		_	ns	Must also meet parameter TQ15
TQ15	TtQP	TQCP Input Period	Synchronous, with prescale	2 * Tcy + 40		_	ns	_
TQ20	TCKEXTMRL	Delay from External Edge to Timer Increr		Tosc		5 Tosc	ns	_

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 24-10: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS




TABLE 24-23: INPUT CAPTURE TIMING REQUIREMENTS

A C CULA DA CEEDICEICO	Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended
	-40 C S IA S 123 W JOI Exterided

					$\overline{}$		
Param No.	Symbol	Characte	Characteristic ⁽¹⁾		Max	Units	Conditions
IC10	TccL	ICx Input Low Time	No Prescaler	0.5 Tcy + 20	<u> </u>	ns	
			With Prescaler	10	7 –	ns	
IC11	ТссН	ICx Input High Time	No Prescaler	0.5 TCX +20	_	ns	
			With Prescaler	((10)	_	ns	
IC15	TccP	ICx Input Period		(2 TCY + 40)/N	_	ns	N = prescale value (1, 4, 16)

Note 1: These parameters are characterized but not tested in manufacturing.

FIGURE 24-11: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




TABLE 24-24: QUITPUT COMPARE MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions		
OC10	TccF	OCx Output Fall Time	_	10	25	ns	_		
OC11	TccR	OCx Output Rise Time	_	10	25	ns	_		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 24-12: OC/PWM MODULE TIMING CHARACTERISTICS




TABLE 24-25: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

AC CHARACTERISTICS				Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature 40°C \(\text{TA} \leq +85°C \) for Industrial 40°C \(\text{TA} \leq +125°C \) for Extended				35°C for Industrial
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾ Max Units Conditions				onditions
OC15	TFD	Fault Input to PWM I/O Change	_	_	(TBD)	ns ns	VDD = 3V VDD = 5V	-40°C to +85°C
OC20	TFLT	Fault Input Pulse Width	_		50 TBD	ns ns	VDD = 3V VDD = 5V	-40°C to +85°C

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 24-13: MOTOR CONTROL PWM MODULE FAULT TIMING CHARACTERISTICS




FIGURE 24-14: MOTOR CONTROL PWM MODULE TIMING CHARACTERISTICS




TABLE 24-26: MOTOR CONTROL PWM MODULE TIMING REQUIREMENTS

AC CHA	RACTERIS	Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for Extended							
Param No.	Symbol	Characteristic ⁽¹¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions		
MP10	TFPWM	PWM Output Fall Time	/_	10	25	ns	VDD = 5V	-40°C to +85°C	
MP11	TRPWM	PWM Output Rise Time		10	25	ns	VDD = 5V	-40°C to +85°C	
MP12	TFPWM	PWM Qutput Fall Time		TBD	TBD	ns	VDD = 3V	-40°C to +85°C	
MP13	TRPWM	PWM Output Rise Time		TBD	TBD	ns	VDD = 3V	-40°C to +85°C	
MP20	TFD	Fault Input to PWM			25	ns	VDD = 3V	-40°C to +85°C	
IVIF 20	\ \ \	I/O Change			TBD	ns	VDD = 5V		
MP30	TFH \	Fault Input Hold Time	_	_	50	ns	VDD = 3V	-40°C to +85°C	
IVII 30		$\setminus \vee$			TBD	ns	VDD = 5V		

Note 1: These parameters are characterized but not tested in manufacturing.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

QEA (input)

QEB (input)

QEB (input)

QEB (input)

QEB (input)

FIGURE 24-15: QEA/QEB INPUT CHARACTERISTICS

TABLE 24-27: QUADRATURE DECODER TIMING REQUIREMENTS

AC CHAR	ACTERIST	rics ((uni	Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended				
Param No.	Symbol	Characteristic ⁽¹⁾	Typ ⁽²⁾	Max	Units	Conditions	
TQ30	TQUL	Quadrature Input Low Time	6 Tcy	_	ns	_	
TQ31	TQUH	Quadrature Input High Time	6 Tcy	_	ns	_	
TQ35	TQUIN	Quadrature Input Period	12 Tcy	_	ns	_	
TQ36	TOUP \	Quadrature Phase Period	3 Tcy	_	ns	_	
TQ40	TOUFL	Filter Time to Recognize Low, with Digital Filter	3 * N * Tcy	_	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)	
TQ41	TOUPH	Filter Time to Recognize High, with Digital Filter	3 * N * Tcy		ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)	

Note // These parameters are characterized but not tested in manufacturing.

N = Index Channel Digital Filter Clock Divide Select Bits. Refer to Section 16. "Quadrature Encoder Interface (QEI)" in the dsPIC30F Family Reference Manual.




FIGURE 24-16: QEI MODULE INDEX PULSE TIMING CHARACTERISTICS

TABLE 24-28: QEI INDEX PULSE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended				for Industrial
Param No. Symbol Characteristic ⁽¹⁾			1) >	Min	Max	Units	Conditions
TQ50	TqIL	Filter Time to Recognize Lo with Digital Filter	DW,	3 * N * Tcy		ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)
TQ51	TqiH	Filter Time to Recognize High	igh,	3 * N * Tcy	_	ns	N = 1, 2, 4, 16, 32, 64, 128 and 256 (Note 2)
TQ55	Tqidxr	Index Pulse Recognized to Counter Reset (Ungated Inc		3 Tcy	_	ns	_

Note 1: These parameters are characterized but not tested in manufacturing.

2: Alignment of Index Pulses to QEA and QEB is shown for Position Counter reset timing only. Shown for forward direction only (QEA leads QEB). Same timing applies for reverse direction (QEA lags QEB) but Index Pulse recognition occurs on falling edge.




TABLE 24-29: DCI MODULE (MULTICHANNEL, I²S MODES) TIMING REQUIREMENTS

AC CHA	aram Symbol Characteristic (1)			Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended							
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions				
CS10	Tcsckl	CSCK Input Low Time (CSCK pin is an input)	Tcy / 2 + 20	_	_	ns					
		CSCK Output Low Time ⁽³⁾ (CSCK pin is an output)	30		_	ns					
CS11	Тсѕскн	CSCK Input High Time (CSCK pin is an input)	Tcy / 2 + 20		_	ns					
		CSCK Output High Time ⁽³⁾ (CSCK pin is an output)	30		1	ns	_				
CS20	TCSCKF	CSCK Output Fall Time ⁽⁴⁾ (CSCK pin is an output)	_	10	25	ns	_				
CS21	TCSCKR	CSCK Output Rise Time ⁽⁴⁾ (CSCK pin is an output)	_	10 <	25	ns	_				
CS30	Tcsdof	CSDO Data Output Fall Time ⁽⁴⁾	_	<u> </u>	25	ns					
CS31	Tcsdor	CSDO Data Output Rise Time ⁽⁴⁾	- (10/2	25	ns					
CS35	TDV	Clock edge to CSDO data valid		\searrow	10	ns	_				
CS36	TDIV	Clock edge to CSDO tri-stated	/30/))	20	ns					
CS40	TCSDI	Setup time of CSDI data input to CSCK edge (CSCK pin is input or output)	20		_	ns	_				
CS41	THCSDI	Hold time of CSDI data input to CSCK edge (CSCK pin is input or output)	20		_	ns	_				
CS50	Tcofsf	COFS Fall Time (COFS pin is output)	_	10	25	ns	Note 1				
CS51	Tcofsr	COFS Rise Time (COFS pin is output)	_	10	25	ns	Note 1				
CS55	Tscofs	Setup time of COFS data input to CSCK edge (COFS pin is input)	20	_	_	ns	_				
CS56	THCOFS	Hold time of COFS data input to CSCK edge (COFS pin is input)	20	_	_	ns	_				

Note 1: These parameters are characterized but not tested in manufacturing.

Assumes 50 pF load on all DCI pins.

^{2:} Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

^{3:} The minimum clock period for CSCK is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.




TABLE 24-30: DCI MODULE (AC-LINK MODE) TIMING REQUIREMENTS

AC CHAF	RACTERIS	Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended					
Param No.	Symbol	Characteristic (17(2)	Min	Typ ⁽³⁾	Max	Units	Conditions
CS60	TBCLKL	BIT_CLK Low Time	36	40.7	45	ns	_
CS61	TBCLKH	BIT_CLK High Time	36	40.7	45	ns	_
CS62	TBCLK	BIT CLK Period	_	81.4	_	ns	Bit clock is input
CS65	TSACL	Input Setup Time to Falling Edge of BIT_CLK	_	_	10	ns	_
CS66	THACL	Input Hold Time from Falling Edge of BIT_CLK	_	_	10	ns	_
CS70	TSKNCLO	SYNC Data Output Low Time	_	19.5	_	μS	Note 1
CS71 /	TSYNCHI	SYNC Data Output High Time	_	1.3	_	μS	Note 1
CS72 <	TSYNC	SYNC Data Output Period	_	20.8	_	μS	Note 1
CS75	TRACK	Rise Time, SYNC, SDATA_OUT	_	10	25	ns	CLOAD = 50 pF, VDD = 5V
C\$76	TFACL	Fall Time, SYNC, SDATA_OUT	_	10	25	ns	CLOAD = 50 pF, VDD = 5V
CSX7	ŤRACL	Rise Time, SYNC, SDATA_OUT	_	TBD	TBD	ns	CLOAD = 50 pF, VDD = 3V
CS78	TFACL	Fall Time, SYNC, SDATA_OUT	_	TBD	TBD	ns	CLOAD = 50 pF, VDD = 3V
CS80	TOVDACL	Output valid delay from rising edge of BIT_CLK		_	15	ns	_

Note 1: These parameters are characterized but not tested in manufacturing.

^{2:} These values assume BIT_CLK frequency is 12.288 MHz.

^{3:} Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.




FIGURE 24-19: SPI MODULE MASTER MODE (CKE = 0) TIMING CHARACTERISTICS

TABLE 24-31: SPI MASTER MODE (CKE = 0) TIMING REQUIREMENTS

AC CHA	ARACTERIST	rics	Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions	
SP10	TscL	SCKx Output Low Time(3)	Tcy / 2	_	_	ns	_	
SP11	TscH	SCKx Output High Time(3)	Tcy / 2	_	_	ns	_	
SP20	TscF	SCKx Output Fall Time 4	_	10	25	ns	_	
SP21	TscR	SCKx Output Rise Time (4)	_	10	25	ns	_	
SP30	TdoF	SDOX Data Output Fall Time(4)	_	10	25	ns	_	
SP31	TdoR	SDOX Data Output Rise Time(4)	_	10	25	ns	_	
SP35	TscH2doV, TscL2doV (SDOx Qata Output Valid after SCKx Edge		_	30	ns	_	
SP40	TdiV2seN, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	_	_	ns	_	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	_	_	ns	_	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

The minimum clock period for SCK is 100 ns. Therefore, the clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPI pins.




FIGURE 24-20: SPI MODULE MASTER MODE (CKE =1) TIMING CHARACTERISTICS

TABLE 24-32: SPI MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for Extended					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions	
SP10	TscL	SCKx output low time(3)	Tcy / 2	_	_	ns	_	
SP11	TscH	SCKx output high time (3)	Tcy / 2	_	_	ns	_	
SP20	TscF	SCKx output fall time (4)	_	10	25	ns	_	
SP21	TscR	SCKx output rise time(4)	_	10	25	ns	_	
SP30	TdoF	SDOx data output fall time(4)	_	10	25	ns	_	
SP31	TdoR	SDQx data output rise time(4)	_	10	25	ns	_	
SP35	TscH2doV/ TscL2doV	SDOx data output valid after SGKx edge	_	_	30	ns	_	
SP36	TdoV2scl	SBOx data output setup to first SCKx edge	30		_	ns	_	
SP40	TdiV2scH, TdiV2scL	Setup time of SDIx data input to SCKx edge	20	_		ns		
SP41	TscH2diL, TscL2diL	Hold time of SDIx data input to SCKx edge	20	_	_	ns	_	

Note 1. These parameters are characterized but not tested in manufacturing.

- Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- **3:** The minimum clock period for SCK is 100 ns. Therefore, the clock generated in master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPI pins.




FIGURE 24-21: SPI MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS

TABLE 24-33: SPI MODULE SLAVE MODE (CKE / 0) TIMING REQUIREMENTS

AC CHAF	RACTERIST	rics	Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Max	Units	Conditions
SP10	TscL	SCKx Input Low Time	30	_	_	ns	
SP11	TscH	SCKx Input High Time	30	_	_	ns	_
SP20	TscF	SCKx Qutput Fall Time(3)	_	10	25	ns	_
SP21	TscR	SCKx Output Rise Time(3)	_	10	25	ns	_
SP30	TdoF	SDQx Data Output Fall Time(3)	_	10	25	ns	_
SP31	TdoR /	SDOx Data Output Rise Time ⁽³⁾	_	10	25	ns	_
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	_	30	ns	_
SP40		Setup Time of SDIx Data Input to SCKx Edge	20	_	_	ns	_
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20	_	_	ns	_
SR50	TssL2scH, TssL2scL	SSx↓ to SCKx↑ or SCKx↓ Input	120	_	_	ns	_
SP5	TssH2doZ	SSx↑ to SDOx Output Hi-Impedance ⁽³⁾	10	_	50	ns	_

- Note 1: These parameters are characterized but not tested in manufacturing.
 - 2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
 - 3: Assumes 50 pF load on all SPI pins.

AC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended					
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions	
SP52	TscH2ssH TscL2ssH	SSx after SCK Edge	1.5 Tcy +40	_	_	ns		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: Assumes 50 pF load on all SPI pins.

FIGURE 24-22: SPI MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS




TABLE 24-34: SPI MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended						
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions		
SP10	TscL	SCKx Input Low Time	30	_	_	ns			
SP11	TscH	SCKx Input High Time	30			ns			
SP20	TscF	SCKx Output Fall Time ⁽³⁾		10	25	ns ((
SP21	TscR	SCKx Output Rise Time ⁽³⁾		10	25	\n\ \n\			
SP30	TdoF	SDOx Data Output Fall Time(3)	_	10	25 /	ns	> -		
SP31	TdoR	SDOx Data Output Rise Time ⁽³⁾		10	25 </td <td>rş</td> <td>_</td>	rş	_		
SP35		SDOx Data Output Valid after SCKx Edge	_		30	\/ \a	_		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	20	\		ns	_		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	20			ns	_		
SP50	TssL2scH, TssL2scL	SSx↓ to SCKx↓ or SCKx↑ input	120		_	ns	_		
SP51	TssH2doZ	SS↑ to SDOx Output Hi-Impedance ⁽⁴⁾	10		50	ns	_		
SP52	TscH2ssH TscL2ssH	SSx↑ after SCKx Edge	1,5 Tey + 40	_	_	ns	_		
SP60	TssL2doV	SDOx Data Output Valid after SCKx Edge		_	50	ns	_		

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

3: The minimum clock period for SCK is 100 ns. Therefore, the clock generated in master mode must not violate this specification.

4: Assumes 50 pF load on all SPI pins.






FIGURE 24-24: I²C BUS DATA TIMING CHARACTERISTICS (MASTER MODE)




TABLE 24-35: I²C BUS DATA TIMING REQUIREMENTS (MASTER MODE)

AC CHARACTERISTICS				Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended				
Param No.	Symbol	Charac	teristic	Min ⁽¹⁾	Max	Units	Conditions	
IM10	TLO:SCL	Clock Low Time	100 kHz mode	Tcy / 2 (BRG + 1)	_	ms		
			400 kHz mode	Tcy / 2 (BRG + 1)	_	ms		
			1 MHz mode ⁽²⁾	Tcy / 2 (BRG + 1)	_	ms		
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy / 2 (BRG + 1)	_	ms		
			400 kHz mode	Tcy / 2 (BRG + 1)	_	ms		
			1 MHz mode ⁽²⁾	Tcy / 2 (BRG + 1)	_	n\s⁄	_	
IM20	TF:SCL	SDA and SCL	100 kHz mode	_	300	\ns_	CB is specified to be	
		Fall Time	400 kHz mode	20 + 0.1 CB	300	hs/	From 10 to 400 pF	
			1 MHz mode ⁽²⁾	_	100	ns		
IM21	TR:SCL	SDA and SCL	100 kHz mode	_	(1000)	ns	CB is specified to be	
		Rise Time	400 kHz mode	20 + 0.1 CB	300	ns	from 10 to 400 pF	
			1 MHz mode ⁽²⁾	- <<	300	ns		
IM25	TSU:DAT	Data Input	100 kHz mode	250	<u> </u>	ns	_	
		Setup Time	400 kHz mode	1/0/0	_	ns		
			1 MHz mode ⁽²⁾	∕>TBD	_	ns		
IM26	THD:DAT	Data Input	100 kHz mode	⟨⟨ ∕⟩₀	_	ns	_	
		Hold Time	400 kHz mode <		0.9	ms		
			1 MHz mode ⁽²⁾	ŤBD	_	ns		
IM30	Tsu:sta	Start Condition	100 kHz mode	TcY / 2 (BRG + 1)	_	ms	Only relevant for	
		Setup Time	400 kHz mode	Tcy / 2 (BRG + 1)	_	ms	repeated Start	
			1 MHz mode ⁽²⁾	Tcy / 2 (BRG + 1)	_	ms	condition	
IM31	THD:STA	Start Condition	100 kHz mode	Tcy / 2 (BRG + 1)	_	ms	After this period the	
		Hold Time	400 kHz mode	Tcy / 2 (BRG + 1)	_	ms	first clock pulse is	
		/ ((1 MHz mode ⁽²⁾	Tcy / 2 (BRG + 1)	_	ms	generated	
IM33	Tsu:sto	Stop Condition	100 kHz mode	Tcy / 2 (BRG + 1)	_	ms	_	
		Setup Time	400 kHz mode	Tcy / 2 (BRG + 1)	_	ms		
			1 MHz mode ⁽²⁾	Tcy / 2 (BRG + 1)	_	ms		
IM34	THD:STQ\	Stop Condition	100 kHz mode	Tcy / 2 (BRG + 1)	_	ns	_	
	_ \	Hold Time	400 kHz mode	Tcy / 2 (BRG + 1)	_	ns		
		<i>/</i>	1 MHz mode ⁽²⁾	Tcy / 2 (BRG + 1)	_	ns		
IM40 /	TAA:SCL	Output Valid	100 kHz mode		3500	ns	_	
		From Clock	400 kHz mode		1000	ns	_	
(1 MHz mode ⁽²⁾		_	ns	_	
IM45/	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	ms	Time the bus must be	
			400 kHz mode	1.3	_	ms	free before a new	
•			1 MHz mode ⁽²⁾	TBD	_	ms	transmission can start	
IM50	Св	Bus Capacitive L	oading	_	400	pF		

Note 1: BRG is the value of the I²C Baud Rate Generator. Refer to Section 21 "Inter-Integrated Circuit™ (I²C)" in the dsPIC30F Family Reference Manual.

^{2:} Maximum pin capacitance = 10 pF for all $I^2\text{C}$ pins (for 1 MHz mode only).






FIGURE 24-26: I²C BUS DATA TIMING CHARACTERISTICS (SLAVE MODE)




TABLE 24-36: I²C BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

AC CHA	RACTERIS	STICS	Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended							
Param No.	Symbol	Charact	teristic	Min	Max	Units	Conditions			
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	_	μS	Device must operate at a minimum of 1.5 MH2			
			400 kHz mode	1.3	_	μS	Device must operate at a minimum of 10 MHz.			
			1 MHz mode ⁽¹⁾	0.5	_	μS				
IS11	THI:SCL Clock High Time		100 kHz mode	4.0	_	μs ,	Device must operate at a minimum of 1.5 MHz			
			400 kHz mode	0.6	_	μ\$	Device must operate at a minimum of 10 MHz			
			1 MHz mode ⁽¹⁾	0.5	_ \	/ Jus /	<i>→</i> –			
S20	TF:SCL	SDA and SCL	100 kHz mode		300	7 yes	CB is specified to be from			
		Fall Time	400 kHz mode	20 + 0.1 CB/	300/	ns	10 to 400 pF			
			1 MHz mode ⁽¹⁾	_ <<	100	ns				
S21	TR:SCL	SDA and SCL	100 kHz mode		1000	ns	CB is specified to be from			
		Rise Time	400 kHz mode	20 + 0.1 CB	300	ns	10 to 400 pF			
			1 MHz mode ⁽¹⁾	\nearrow	300	ns				
S25	TSU:DAT	Data Input	100 kHz mode 〈	250	_	ns	_			
		Setup Time	400 kHz mode	100	_	ns				
			1 MHz møde(1)	100	_	ns				
IS26	THD:DAT	Data Input	100 kH2 mode	0	_	ns	_			
		Hold Time	400 kHz mode	0	0.9	μS				
			1 MHz mode (1)	0	0.3	μS				
S30	Tsu:sta	Start Condition <	100 kHz mode	4.7	_	μS	Only relevant for repeated			
		Setup Time	400 KHz mode	0.6		μS	Start condition			
			1\MHz mode ⁽¹⁾	0.25		μS				
S31	THD:STA	Start Condition	1/00 kHz mode	4.0	_	μS	After this period the first			
		Hold Time	400 kHz mode	0.6		μS	clock pulse is generated			
			1 MHz mode ⁽¹⁾	0.25	_	μS				
S33	Tsu:sto	Stop Condition	100 kHz mode	4.7		μS	_			
		Setup Time	400 kHz mode	0.6		μS				
		$\setminus \bigvee$	1 MHz mode ⁽¹⁾	0.6	_	μS				
S34	THD:STO	Stop Condition	100 kHz mode	4000		ns				
_	$\langle \ \ \ \ \ \rangle$	Hold Time	400 kHz mode	600		ns				
~			1 MHz mode ⁽¹⁾	250		ns				
\$40	TAX:SCL	Output Valid From	100 kHz mode	0	3500	ns				
	<u> </u>	Clock	400 kHz mode	0	1000	ns				
	<u> </u>		1 MHz mode ⁽¹⁾	0	350	ns				
S45	TBF:SDA	Bus Free Time	100 kHz mode	4.7		μS	Time the bus must be free			
			400 kHz mode	1.3	_	μS	before a new transmission			
			1 MHz mode ⁽¹⁾	0.5	_	μS	can start			
IS50	Св	Bus Capacitive		_	400	pF	_			

Note 1: Maximum pin capacitance = 10 pF for all I²C pins (for 1 MHz mode only).

Loading

© 2003 Microchip Technology Inc.

FIGURE 24-27: CAN MODULE I/O TIMING CHARACTERISTICS




TABLE 24-37: CAN MODULE I/O TIMING REQUIREMENTS

AC CHARA	CTERISTICS	Standard Op (unless othe Operating ter	rwise sta	i ted) e -40°C ≤	₹8+ ≥ AT ≥	5.5V E for Indi 5°C for Ex	ustrial ktended	
Param No.	Symbol	Characteri	Min	Typ ⁽²⁾	Max	Units	Conditions	
CA10	TioF	Port Output Fall Ti	me	_	/19	25	ns	
CA11	TioR	Port Output Rise T	ïme		100	²⁵	ns	
CA20	Tcwf	Pulse Width to Trig CAN Wakeup Filte	500			ns	_	

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 5V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 24-38: 10-BIT HIGH-SPEED A/D MODULE SPECIFICATIONS

AC CHA	ARACTERI	STICS	Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended						
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions		
			Device Su	pply					
AD01	AVDD	Module VDD Supply	Greater of VDD - 0.3 or 2.7		Lesser of VDD + 0.3 or 5.5	V			
AD02	AVss	Module Vss Supply	Vss - 0.3		Vss + 0.3	٧			
			Reference I	nputs					
AD05	VREFH	Reference Voltage High	AVss+2.7		AVDD	X	_		
AD06	VREFL	Reference Voltage Low	AVss		AVDD - 2.7	N			
AD07	VREF	Absolute Reference Voltage	AVss - 0.3		AVDD + Ø.3	\ X\	_		
AD08	IREF	Current Drain	_	200 .001	300	A A	A/D operating A/D off		
			Analog Ir	put					
AD10	VINH-VINL	Full-Scale Input Span	VREFL		VREFH	V	_		
AD11	Vin	Absolute Input Voltage	AVss - 0.3		AVQD + 0.3	V	_		
AD12	_	Leakage Current		±0,001	±0.244	μΑ	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V Source Impedance = 10 kW		
AD13	_	Leakage Current		±0.001	±0.244	μΑ	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V Source Impedance = 10 kW		
AD15	Rss	Switch Resistance	_	5K	_	Ω	_		
AD16	CSAMPLE	Sample Capacitor	_	2.5		pF	_		
AD17	Rin	Recommended Impedance Of Analog Voltage Source	_		10K	Ω	_		
			DC Accui	асу					
AD20	Nr	Resolution	1	0 data b	its	bits	_		
AD21	INL	Integral Nonlinearity	_	±0.5	< ±1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V		
AD21A	INL	Integral Nonlinearity	_	±0.5	< ±1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V		
AD22	DNL	Differential Nonlinearity	_	±0.5	< ±1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V		
AD22A	DNL	Differential Nonlinearity	<u> </u>	±0.5	< ±1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V		
AD23	GERR	Gain Error	_	±0.75	TBD	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V		
AD23A	GERR	Gain Error	_	±0.75	TBD	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V		

Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

^{2:} The A/D conversion result never decreases with an increase in the input voltage, and has no missing codes.


TABLE 24-38: 10-BIT HIGH-SPEED A/D MODULE SPECIFICATIONS (CONTINUED)


AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended						
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions			
AD24	EOFF	Offset Error	_	±0.75	TBD	LSb	VINL = AVSS = VREFT = 0V, AVDD = VREFH = 5V			
AD24A	EOFF	Offset Error	_	±0.75	TBD	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V			
AD25	_	Monotonicity ⁽²⁾	_		_	_	Guaranteed			
AD26	CMRR	Common-Mode Rejection	_	TBD	1	dB/	$\overline{\qquad}$			
AD27	PSRR	Power Supply Rejection Ratio	_	TBD			_			
AD28	CTLK	Channel to Channel Crosstalk	_	TBD	- \	B	_			
		Dy	namic Perf	ormance						
AD30	THD	Total Harmonic Distortion	_	TBD		dB }	_			
AD31	SINAD	Signal to Noise and Distortion	_	TBD		dB	_			
AD32	SFDR	Spurious Free Dynamic Range		TBD		dB	_			
AD33	FNYQ	Input Signal Bandwidth	$-\langle \langle \rangle$	$\left\langle \cdot \right\rangle$	250	kHz				
AD34	ENOB	Effective Number of Bits	4	TBD	TBD	bits	_			

Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

2: The A/D conversion result never decreases with an increase in the input voltage, and has no missing codes.

FIGURE 24-28: HIGH-SPEED A/D CONVERSION TIMING CHARACTERISTICS (CHPS = 01, SIMSAM = 0, ASAM = 0, SSRC = 000)








TABLE 24-39: HIGH-SPEED A/D CONVERSION TIMING REQUIREMENTS

AC CH	AC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions		
		Cloc	k Parame	ters					
AD50	TAD	A/D Clock Period	154 833			ns	VDD = 5 V (Note 1) VDD = 2.7 V (Note 1)		
AD51	trc	A/D Internal RC Oscillator Period	700	900	1100	ns			
		Con	version R	late			\rangle		
AD55	tconv	Conversion Time		13 TAD		ns 🔨	\ \ \ \ -		
AD56	FCNV	Throughput Rate			500 100	ksps	VDD = VREF = 5V VDD = VREF = 2.7V		
		Timin	g Parame	eters					
AD60	tPCS	Conversion Start from Sample Trigger	_	_	TAD	ns	_		
AD61	tpss	Sample Start from Setting Sample (SAMP) Bit	0.5 TAD	<	1)5 TAQ	ns	_		
AD62	t _{css}	Conversion Completion to Sample Start (ASAM = 1)			TBD	ns	_		
AD63	tDPU	Time to Stabilize Analog Stage from A/D Off to A/D On			TBD	μS	_		

Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

TABLE 24-40: 12-BIT LOW-SPEED A/D MODULE SPECIFICATIONS

	ARACTERIS	STICS		peratin erwise	g Conditions stated) :ure -40°C ≤	≤ Ta ≤ +8	5°C for Industrial 25°C for Extended
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions
			Device Su	ıpply			
AD01	AVDD	Module VDD Supply	Greater of VDD - 0.3 or 2.7		Lesser of VDD + 0.3 or 5.5	V	
AD02	AVss	Module Vss Supply	Vss - 0.3		Vss + 0.3	V	
			Reference	Inputs			$\langle \langle \rangle \rangle$
AD05	VREFH	Reference Voltage High	AVss + 2.7		AVDD	X	
AD06	VREFL	Reference Voltage Low	AVss		AVDD - 2.7	W	\supset –
AD07	VREF	Absolute Reference Voltage	AVss - 0.3	1	AVDD + 0.3		_
AD08	IREF	Current Drain	_	200 .001	300	μÃ μA	A/D operating A/D off
			Analog lı	nput 〈			
AD10	VINH-VINL	Full-Scale Input Span	VREFL		VREFH	V	See Note
AD11	VIN	Absolute Input Voltage	AVss - 0.3		AVDD + 0.3	V	_
AD12	_	Leakage Current		±0.001	±0.610	μΑ	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V Source Impedance = 1 kW
AD13	_	Leakage Current		±0.001	±0.610	μΑ	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V Source Impedance = 1 kW
AD15	Rss	Switch Resistance	· _	5K	_	Ω	_
AD16	CSAMPLE	Sample Capacitor	_	18		pF	_
AD17	Rin	Recommended Impedance of Analog Voltage Source	_		1K	W	_
			DC Accu	racy			
AD20	Nr	Resolution	1:	2 data b	its	bits	
AD21	INL	Integral Nonlinearity	_	±0.75	TBD	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V
AD21A	INL	Integral Nonlinearity	l	±0.75	TBD	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V
AD22 <	ØNL	Differential Nonlinearity	_	±0.5	±1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V
AD22A	DNL	Differential Nonlinearity		±0.5	±1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V
AD23	GERR	Gain Error	_	±1.25	TBD	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 5V
AD23A	GERR	Gain Error		±1.25	TBD	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V

Note 1: The A/D conversion result never decreases with an increase in the input voltage, and has no missing codes.

TABLE 24-40: 12-BIT LOW-SPEED A/D MODULE SPECIFICATIONS (CONTINUED)

AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{TA} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{TA} \le +125^{\circ}\text{C}$ for Extended						
Param No.	Symbol	Characteristic	Min.	Conditions						
AD24	EOFF	Offset Error	_	±1.25	TBD	LSb	VINL = AVSS = VREFL = OV, AVDD = VREFH = 5V			
AD24A	EOFF	Offset Error	_	±1.25	TBD	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V			
AD25	_	Monotonicity ⁽¹⁾	_	_	_		Guaranteed			
AD26	CMRR	Common-Mode Rejection	_	TBD	_	dB/	$\langle \ \rangle -$			
AD27	PSRR	Power Supply Rejection Ratio	_	TBD	_	dB	_			
AD28	CTLK	Channel to Channel Crosstalk	_	TBD	- (dB	_			
		D	ynamic Perf	ormanc	e //	. \\				
AD30	THD	Total Harmonic Distortion	_	_	$\langle \uparrow \rangle$	√dB	_			
AD31	SINAD	Signal to Noise and Distortion	_	TBD		dB	_			
AD32	SFDR	Spurious Free Dynamic Range		TBD		dB	_			
AD33	FNYQ	Input Signal Bandwidth		\bigcirc	50	kHz	_			
AD34	ENOB	Effective Number of Bits	4/	TBD	TBD	bits	_			

Note 1: The A/D conversion result never decreases with an increase in the input voltage, and has no missing codes.




FIGURE 24-30: LOW-SPEED A/D CONVERSION TIMING CHARACTERISTICS (ASAM = 0, SSRC = 000)

TABLE 24-41: LOW-SPEED A/D CONVERSION TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: 2.5V to 5.5V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \le \text{Ta} \le +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \le \text{Ta} \le +125^{\circ}\text{C}$ for Extended					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions		
		Cloc	k Parame	ters					
AD50	TAD	A/D Clock Period	667 1.4	_	_	ns μs	VDD = 5 V (Note 1) VDD = 2.7V (Note 1)		
AD51	trc	A/D Internal RC Oscillator Period	1.2	1.5	1.8	μS			
		Con	version R	ate			\rangle		
AD55	tconv	Conversion Time		15 TAD		ทร์	\ \ \ \ -		
AD56	FCNV	Throughput Rate	_		100 50	kaba Kaba	V DD = VREF = 5V YDD = VREF = 2.7V		
	•	Timin	g Parame	ters			-		
AD60	tPCS	Conversion Start from Sample Trigger	_	_	TAD	ns	_		
AD61	tPSS	Sample Start from Setting Sample (SAMP) Bit	0.5 TAD		1.5 TAQ	ns	_		
AD62	tcss	Conversion Completion to Sample Start (ASAM = 1)	- (<u>1</u> BD	ns	_		
AD63	tDPU	Time to Stabilize Analog Stage from A/D Off to A/D On			TBD	μ\$			

Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

25.0 PACKAGING INFORMATION

25.1 Package Marking Information

28-Lead PDIP (Skinny DIP)



Example



28-Lead SOIC



Example



40-Lead PDIP



Example



Legend: XX...X Customer specific information*
Y Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code

Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.

* Standard device marking consists of Microchip part number, year code, week code, and traceability code. For device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

25.1 Package Marking Information (Continued)


44-Lead TQFP



64-Lead TQFP



64-Lead TQFP



80-Lead TQFP



Example



Example




Example



Example



28-Lead Skinny Plastic Dual In-line (SP) - 300 mil (PDIP)



	Units				N	MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		28			28		
Pitch	р		.100			2.54		
Top to Seating Plane	Α	.140	.150	.160	3.56	3.81	4.06	
Molded Package Thickness	A2	.125	.130	.135	3.18	3.30	3.43	
Base to Seating Plane	A1	.015			0.38			
Shoulder to Shoulder Width	Е	.300	.310	.325	7.62	7.87	8.26	
Molded Package Width	E1	.275	.285	.295	6.99	7.24	7.49	
Overall Length	D	1.345	1.365	1.385	34.16	34.67	35.18	
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43	
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38	
Upper Lead Width	B1	.040	.053	.065	1.02	1.33	1.65	
Lower Lead Width	В	.016	.019	.022	0.41	0.48	0.56	
Overall Row Spacing §	eВ	.320	.350	.430	8.13	8.89	10.92	
Mold Draft Angle Top	α	5	10	15	5	10	15	
Mold Draft Angle Bottom	β	5	10	15	5	10	15	


Notes:

Dimension D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side.
JEDEC Equivalent: MO-095
Drawing No. C04-070

^{*} Controlling Parameter § Significant Characteristic

28-Lead Plastic Small Outline (SO) - Wide, 300 mil (SOIC)



		INCHES*		MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	р		.050			1.27	
Overall Height	Α	.093	.099	.104	2.36	2.50	2.64
Molded Package Thickness	A2	.088	.091	.094	2.24	2.31	2.39
Standoff §	A1	.004	.008	.012	0.10	0.20	0.30
Overall Width	Е	.394	.407	.420	10.01	10.34	10.67
Molded Package Width	E1	.288	.295	.299	7.32	7.49	7.59
Overall Length	D	.695	.704	.712	17.65	17.87	18.08
Chamfer Distance	h	.010	.020	.029	0.25	0.50	0.74
Foot Length	L	.016	.033	.050	0.41	0.84	1.27
Foot Angle Top	ф	0	4	8	0	4	8
Lead Thickness	С	.009	.011	.013	0.23	0.28	0.33
Lead Width	В	.014	.017	.020	0.36	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15


^{*} Controlling Parameter

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-013 Drawing No. C04-052

[§] Significant Characteristic

40-Lead Plastic Dual In-line (P) - 600 mil (PDIP)



	Units		INCHES*		N	MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		8			8		
Pitch	р		.100			2.54		
Top to Seating Plane	Α	.140	.155	.170	3.56	3.94	4.32	
Molded Package Thickness	A2	.115	.130	.145	2.92	3.30	3.68	
Base to Seating Plane	A1	.015			0.38			
Shoulder to Shoulder Width	Е	.300	.313	.325	7.62	7.94	8.26	
Molded Package Width	E1	.240	.250	.260	6.10	6.35	6.60	
Overall Length	D	.360	.373	.385	9.14	9.46	9.78	
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43	
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38	
Upper Lead Width	B1	.045	.058	.070	1.14	1.46	1.78	
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56	
Overall Row Spacing §	eВ	.310	.370	.430	7.87	9.40	10.92	
Mold Draft Angle Top	α	5	10	15	5	10	15	
Mold Draft Angle Bottom	β	5	10	15	5	10	15	


Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-001

Drawing No. C04-018

^{*} Controlling Parameter § Significant Characteristic

44-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)




		INCHES		MILLIMETERS*			
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		44			44	
Pitch	р		.031			0.80	
Pins per Side	n1		11			11	
Overall Height	Α	.039	.043	.047	1.00	1.10	1.20
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05
Standoff §	A1	.002	.004	.006	0.05	0.10	0.15
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Footprint (Reference)	(F)		.039		1.00		
Foot Angle	ф	0	3.5	7	0	3.5	7
Overall Width	Ε	.463	.472	.482	11.75	12.00	12.25
Overall Length	D	.463	.472	.482	11.75	12.00	12.25
Molded Package Width	E1	.390	.394	.398	9.90	10.00	10.10
Molded Package Length	D1	.390	.394	.398	9.90	10.00	10.10
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	В	.012	.015	.017	0.30	0.38	0.44
Pin 1 Corner Chamfer	CH	.025	.035	.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side.
JEDEC Equivalent: MS-026
Drawing No. C04-076

^{*} Controlling Parameter § Significant Characteristic

64-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)




	Units	INCHES			MILLIMETERS*		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		64			64	
Pitch	р		.020			0.50	
Pins per Side	n1		16			16	
Overall Height	Α	.039	.043	.047	1.00	1.10	1.20
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05
Standoff §	A1	.002	.006	.010	0.05	0.15	0.25
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Footprint (Reference)	(F)		.039			1.00	
Foot Angle	ф	0	3.5	7	0	3.5	7
Overall Width	Е	.463	.472	.482	11.75	12.00	12.25
Overall Length	D	.463	.472	.482	11.75	12.00	12.25
Molded Package Width	E1	.390	.394	.398	9.90	10.00	10.10
Molded Package Length	D1	.390	.394	.398	9.90	10.00	10.10
Lead Thickness	С	.005	.007	.009	0.13	0.18	0.23
Lead Width	В	.007	.009	.011	0.17	0.22	0.27
Pin 1 Corner Chamfer	CH	.025	.035	.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side.
JEDEC Equivalent: MS-026
Drawing No. C04-085

^{*} Controlling Parameter § Significant Characteristic

64-Lead Plastic Thin Quad Flatpack (PF) 14x14x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)




	Units		INCHES MILLIMETERS*		MILLIMETERS*		*
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		64			64	
Pitch	р		.032			0.80	
Pins per Side	n1		16			16	
Overall Height	Α			.047			1.20
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05
Standoff §	A1	.002		.006	0.05		0.15
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Footprint (Reference)	(F)		.039			1.00	
Foot Angle	ф	0		7	0		7
Overall Width	Е		.630			16.00	
Overall Length	D		.630			16.00	
Molded Package Width	E1		.551			14.00	
Molded Package Length	D1		.551			14.00	
Lead Thickness	С	.004		.008	0.09		0.20
Lead Width	В	.019	.013	.018	0.30	0.32	0.45
Pin 1 Corner Chamfer	CH						
Mold Draft Angle Top	α	11		13	11		13
Mold Draft Angle Bottom	β	11		13	11		13

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side.
JEDEC Equivalent: MS-026
Drawing No. C04-085

^{*} Controlling Parameter § Significant Characteristic

80-Lead Plastic Thin Quad Flatpack (PT) 12x12x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)



	Units	INCHES			MILLIMETERS*		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		80			80	
Pitch	р		.020			0.50	
Pins per Side	n1		20			20	
Overall Height	Α	.039	.043	.047	1.00	1.10	1.20
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05
Standoff §	A1	.002	.004	.006	0.05	0.10	0.15
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Footprint (Reference)	(F)		.039			1.00	
Foot Angle	ф	0	3.5	7	0	3.5	7
Overall Width	Е	.541	.551	.561	13.75	14.00	14.25
Overall Length	D	.541	.551	.561	13.75	14.00	14.25
Molded Package Width	E1	.463	.472	.482	11.75	12.00	12.25
Molded Package Length	D1	.463	.472	.482	11.75	12.00	12.25
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	В	.007	.009	.011	0.17	0.22	0.27
Pin 1 Corner Chamfer	CH	.025	.035	.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15


^{*} Controlling Parameter

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-026

Drawing No. C04-092

[§] Significant Characteristic

80-Lead Plastic Thin Quad Flatpack (PF) 14x14x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)



	Units	INCHES			MILLIMETERS*		
Dimension	Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		80			80	
Pitch	р		.026			0.65	
Pins per Side	n1		20			20	
Overall Height	Α			.047			1.20
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05
Standoff §	A1	.002		.006	0.05		0.15
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Footprint (Reference)	(F)		.039			1.00	
Foot Angle	ф	0		7	0		7
Overall Width	E		.630			16.00	
Overall Length	D		.630			16.00	
Molded Package Width	E1		.551			14.00	
Molded Package Length	D1		.551			14.00	
Lead Thickness	С	.004		.008	0.09		0.20
Lead Width	В	.009	.013	.015	0.22	0.32	0.38
Pin 1 Corner Chamfer	CH						
Mold Draft Angle Top	α	11		13	11		13
Mold Draft Angle Bottom	β	11		13	11		13

^{*} Controlling Parameter

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-026

Drawing No. C04-092

[§] Significant Characteristic

INDEX

Numerics		Block Diagrams
10-bit High Speed A/D		10-bit High Speed A/D Functions
Aborting a Conversion	144	16-bit Timer1 Module
ADCHS		16-bit Timer4
ADCON1		16-bit Timer5
ADCON2		32-bit Timer4/5
ADCON3		8-Output PWM Module
ADCSSL		CAN Buffers and Protocol Engine
ADPCFG		Dedicated Port Structure
Analog Input Model		DSP Engine
Configuring Analog Port Pins		dsPIC30F6010
Connection Considerations		External Power-on Reset Circuit
Conversion Operation		I ² C
Effects of a Reset		Input Capture Mode
Operation During CPU Idle Mode		Oscillator System
Operation During CPU Sleep Mode		Output Compare Mode
Output Formats		Quadrature Encoder Interface
Power-down Modes		Reset System
Programming the Start of Conversion Trigger		Shared Port Structure
Register Map		SPI
Result Buffer		SPI Master/Slave Connection
		UART Receiver
Sampling Requirements		UART Transmitter
Selecting the Conversion Clock Selecting the Conversion Sequence		BOR Characteristics
·		BOR. See Brown-out Reset
TAD vs. Device Operating Frequencies Table		Brown-out Reset
10-bit High Speed Analog-to-Digital Converter. See A		Characteristics
16-bit Integer and Fractional Modes Example		Timing Requirements
16-bit Up/Down Position Counter Mode Count Direction Status		Brown-out Reset (BOR)
Error Checking6-Ouput PWM	94	С
Register Map	108	C Compilers
6-Ouput PWM vs. 8-Output PWM	100	MPLAB C17
Feature Summary	99	MPLAB C18
8-Output PWM		MPLAB C30
Register Map	108	CAN Module
register Map	100	CAN1 Register Map
A		CAN2 Register Map
A/D	141	I/O Timing Characteristics
AC Characteristics		I/O Timing Requirements
Load Conditions		Overview
AC Temperature and Voltage Specifications		Center Aligned PWM
Address Generator Units		CLKOUT and I/O Timing
Alternate 16-bit Timer/Counter		Characteristics
Alternate Vector Table		Requirements
Assembler		Code Examples
MPASM Assembler	169	Data EEPROM Block Erase
Automatic Clock Stretch		Data EEPROM Block Write
During 10-bit Addressing (STREN = 1)		Data EEPROM Read
During 7-bit Addressing (STREN = 1)		Data EEPROM Word Erase
Receive Mode		Data EEPROM Word Write
Transmit Mode		Erasing a Row of Program Memo
Transmit Wodo	110	Initiating a Programming Sequer
В		Loading Write Latches
Bandgap Start-up Time		Code Protection
Requirements	194	Complementary PWM Operation
Timing Characteristics		Configuring Analog Port Pins
Barrel Shifter		Control Registers
Bit-Reversed Addressing		NVMADR
Example		NVMADRU
Implementation		NVMCON
Modifier Values (table)		NVMKEY
Sequence Table (16-Entry)		
1	-	

•	
10-bit High Speed A/D Functional	
16-bit Timer1 Module	71
16-bit Timer4	
16-bit Timer5	
32-bit Timer4/5	
8-Output PWM Module	
CAN Buffers and Protocol Engine	
Dedicated Port Structure	
DSP Engine	
dsPIC30F6010 External Power-on Reset Circuit	12
I ² C	
Input Capture Mode	
Oscillator System	
Output Compare Mode	
Quadrature Encoder Interface	
Reset System	
Shared Port Structure	67
SPI	
SPI Master/Slave Connection	
UART Receiver	
UART Transmitter	
3OR Characteristics	
BOR. See Brown-out Reset	
Brown-out Reset	
Characteristics	187
Timing Requirements	
Brown-out Reset (BOR)	
_	
Compilers	
MPLAB C17	170
MPLAB C18	170
MPLAB C30	170
CAN Module	129
CAN1 Register Map	136
CAN2 Register Map	138
I/O Timing Characteristics	
I/O Timing Requirements	215
Overview	
Center Aligned PWM	103
CLKOUT and I/O Timing	
Characteristics	192
Danishan anta	
Requirements	192
Code Examples	
Code Examples Data EEPROM Block Erase	62
Code Examples Data EEPROM Block Erase Data EEPROM Block Write	62 64
Code Examples Data EEPROM Block Erase Data EEPROM Block Write Data EEPROM Read	62 64
Code Examples Data EEPROM Block Erase Data EEPROM Block Write Data EEPROM Read Data EEPROM Word Erase	
Code Examples Data EEPROM Block Erase Data EEPROM Block Write Data EEPROM Read Data EEPROM Word Erase Data EEPROM Word Write	
Code Examples Data EEPROM Block Erase Data EEPROM Block Write Data EEPROM Read Data EEPROM Word Erase Data EEPROM Word Write Erasing a Row of Program Memory	
Code Examples Data EEPROM Block Erase Data EEPROM Block Write Data EEPROM Read Data EEPROM Word Erase Data EEPROM Word Write Erasing a Row of Program Memory Initiating a Programming Sequence	62 64 61 62 63 57 59
Code Examples Data EEPROM Block Erase Data EEPROM Block Write Data EEPROM Read Data EEPROM Word Erase Data EEPROM Word Write Erasing a Row of Program Memory Initiating a Programming Sequence Loading Write Latches	62 64 61 62 63 57 59
Code Examples Data EEPROM Block Erase Data EEPROM Block Write Data EEPROM Read Data EEPROM Word Erase Data EEPROM Word Write Erasing a Row of Program Memory Initiating a Programming Sequence Loading Write Latches	62 64 61 62 63 57 59 58
Code Examples Data EEPROM Block Erase Data EEPROM Block Write Data EEPROM Read Data EEPROM Word Erase Data EEPROM Word Write Erasing a Row of Program Memory Initiating a Programming Sequence Loading Write Latches Complementary PWM Operation	
Code Examples Data EEPROM Block Erase Data EEPROM Block Write Data EEPROM Read Data EEPROM Word Erase Data EEPROM Word Write Erasing a Row of Program Memory Initiating a Programming Sequence Loading Write Latches Code Protection Complementary PWM Operation Configuring Analog Port Pins	
Code Examples Data EEPROM Block Erase Data EEPROM Block Write Data EEPROM Read Data EEPROM Word Erase Data EEPROM Word Write Erasing a Row of Program Memory Initiating a Programming Sequence Loading Write Latches Code Protection Complementary PWM Operation Configuring Analog Port Pins Control Registers	
Code Examples Data EEPROM Block Erase Data EEPROM Block Write Data EEPROM Read Data EEPROM Word Erase Data EEPROM Word Write Erasing a Row of Program Memory Initiating a Programming Sequence Loading Write Latches Code Protection Complementary PWM Operation Configuring Analog Port Pins Control Registers NVMADR	
Code Examples Data EEPROM Block Erase Data EEPROM Block Write Data EEPROM Read Data EEPROM Word Erase Data EEPROM Word Write Erasing a Row of Program Memory Initiating a Programming Sequence Loading Write Latches Code Protection Complementary PWM Operation Configuring Analog Port Pins Control Registers NVMADR	
Code Examples Data EEPROM Block Erase Data EEPROM Block Write Data EEPROM Read Data EEPROM Word Erase Data EEPROM Word Write Erasing a Row of Program Memory Initiating a Programming Sequence Loading Write Latches Code Protection Complementary PWM Operation Configuring Analog Port Pins Control Registers NVMADR NVMADRU NVMCON	
Code Examples Data EEPROM Block Erase Data EEPROM Block Write Data EEPROM Read Data EEPROM Word Erase Data EEPROM Word Write Erasing a Row of Program Memory Initiating a Programming Sequence Loading Write Latches Code Protection Complementary PWM Operation Configuring Analog Port Pins Control Registers NVMADR	

Core Architecture		Device Configuration Registers	15	9
Overview	17	FBORPOR	15	9
Core Register Map	38	FGS	15	9
D		FOSC	15	9
D		FWDT	15	9
Data Accumulators and Adder/	27, 28	Device Overview	1	1
Data Address Space	33	Divide Support	2	23
Access RAM	35	DSP Engine	2	4
Alignment	34	Multiplier	2	26
Alignment (Figure)	34	Dual Output Compare Match Mode		
Effect of Invalid Memory Accesses	34	Continuous Pulse Mode		
MCU and DSP (MAC Class) Instructions Example	37	Single Pulse Mode		
Memory Map	34	•		
Memory Map Example		E		
Spaces		Edge Aligned PWM	10)3
Width		EEPROM Memory Characteristics		
Data EEPROM Memory		Electrical Characteristics		
Erasing		AC		
Erasing, Block		DC		
Erasing, Word		Equations		Ĭ
Protection Against Spurious Write		A/D Conversion Clock	14	1
Reading		A/D Sampling Time		
Write Verify		Baud Rate		
•		PWM Period	,	
Writing Block				
Writing, Block		PWM Resolution		
Writing, Word		Serial Clock Rate		
Data Space Organization		Errata		
DC and AC Characteristics Graphs and Tables		Evaluation and Programming Tools		
DC Characteristics		Exception Processing		
BOR		Interrupt Priority		
Brown-out Reset		Natural Order Priority (table)	5	0
I/O Pin Input Specifications	185	Exception Sequence		
I/O Pin Output Specifications	186	Trap Sources	5	1
Idle Current (IIDLE)	180	External Clock Timing Characteristics		
Low-Voltage Detect	186	Type A, B and C Timer	19)5
LVDL	187	External Clock Timing Requirements		
Operating Current (IDD)	177	Type A Timer		
Power-Down Current (IPD)		Type B Timer		
Program and EEPROM		Type C Timer		
Temperature and Voltage Specifications		External Interrupt Requests		
DCI Module				
Timing Characteristics		F		
AC-Link Mode	205	Fast Context Saving	5	3
Multichannel, I ² S Modes		Firmware Instructions		
Timing Requirements		Flash Program Memory		
AC-Link Mode		In-Circuit Serial Programming (ICSP)		
Multichannel, I ² S Modes		Run Time Self-Programming (RTSP)		
Dead-Time Generators		Table Instruction Operation Summary		
		rable instruction operation outlinary		,
Assignment		1		
Ranges		I/O Pin Specifications		
Selection Bits	105	Input	10	2 5
Demonstration Boards		Output		
PICDEM 1		•		
PICDEM 17		I/O Ports		
PICDEM 18R PIC18C601/801	173	Parallel I/O (PIO)		
PICDEM 2 Plus		l ² C	11	<u>ع</u>
PICDEM 3 PIC16C92X	172	I ² C 10-bit Slave Mode Operation		
PICDEM 4	172	Reception		
PICDEM LIN PIC16C43X		Transmission		
PICDEM USB PIC16C7X5	173	I ² C 7-bit Slave Mode Operation	11	5
PICDEM.net Internet/Ethernet		I ² C 7-bit Slave Mode Operation		
Development Support		Reception	11	5
Device Configuration		Transmission		
Register Map	160	I ² C Master Mode		
		Baud Rate Generator	11	7
		Clock Arbitration	11	8

Multi-Master Communication, Bus Collision
and Bus Arbitration118
Reception117
Transmission117
I ² C Module113
Addresses 115
Bus Data Timing Characteristics
Master Mode211
Slave Mode213
Bus Data Timing Requirements
Master Mode
Slave Mode214
Bus Start/Stop Bits Timing Characteristics
Master Mode
Slave Mode
General Call Address Support
Interrupts
IPMI Support 117 Master Operation 117
Master Support
Operating Function Description
Pin Configuration113
Register Map119
Registers 113
Slope Control
Software Controlled Clock Stretching (STREN = 1) 116
Various Modes
I ² C Module
Programmer's Model113
Idle Current (IIDLE)
In-Circuit Serial Programming (ICSP)149
Independent PWM Output105
Initialization Condition for RCON Register Case 1 157
Initialization Condition for RCON Register Case 2 157
Initialization Condition for RCON Register, Case 1 157
Input Capture (CAPX) Timing Characteristics
Input Capture Interrupts86
Register Map87
Input Capture Module85
In CPU Sleep Mode86
In CPU Sleep Mode
In CPU Sleep Mode 86 Simple Capture Event Mode 85 Input Capture Timing Requirements 198 Input Change Notification Module 70 Register Map (bit 15-8) 70 Register Map (bits 15-8) 70
In CPU Sleep Mode 86 Simple Capture Event Mode 85 Input Capture Timing Requirements 198 Input Change Notification Module 70 Register Map (bit 15-8) 70 Register Map (bits 15-8) 70 Register Map (bits 7-0) 70
In CPU Sleep Mode 86 Simple Capture Event Mode 85 Input Capture Timing Requirements 198 Input Change Notification Module 70 Register Map (bit 15-8) 70 Register Map (bits 15-8) 70 Register Map (bits 7-0) 70 Input Characteristics
In CPU Sleep Mode 86 Simple Capture Event Mode 85 Input Capture Timing Requirements 198 Input Change Notification Module 70 Register Map (bit 15-8) 70 Register Map (bits 15-8) 70 Register Map (bits 7-0) 70 Input Characteristics QEA/QEB 201
In CPU Sleep Mode 86 Simple Capture Event Mode 85 Input Capture Timing Requirements 198 Input Change Notification Module 70 Register Map (bit 15-8) 70 Register Map (bits 15-8) 70 Register Map (bits 7-0) 70 Input Characteristics 201 Instruction Addressing Modes 41
In CPU Sleep Mode 86 Simple Capture Event Mode 85 Input Capture Timing Requirements 198 Input Change Notification Module 70 Register Map (bit 15-8) 70 Register Map (bits 15-8) 70 Register Map (bits 7-0) 70 Input Characteristics 201 Instruction Addressing Modes 41 File Register Instructions 42
In CPU Sleep Mode 86 Simple Capture Event Mode 85 Input Capture Timing Requirements 198 Input Change Notification Module 70 Register Map (bit 15-8) 70 Register Map (bits 15-8) 70 Register Map (bits 7-0) 70 Input Characteristics QEA/QEB QEA/QEB 201 Instruction Addressing Modes 41 File Register Instructions 42 Fundamental Modes Supported 41
In CPU Sleep Mode 86 Simple Capture Event Mode 85 Input Capture Timing Requirements 198 Input Change Notification Module 70 Register Map (bit 15-8) 70 Register Map (bits 15-8) 70 Register Map (bits 7-0) 70 Input Characteristics 201 QEA/QEB 201 Instruction Addressing Modes 41 File Register Instructions 42 Fundamental Modes Supported 41 MAC Instructions 42
In CPU Sleep Mode 86 Simple Capture Event Mode 85 Input Capture Timing Requirements 198 Input Change Notification Module 70 Register Map (bit 15-8) 70 Register Map (bits 15-8) 70 Register Map (bits 7-0) 70 Input Characteristics 201 QEA/QEB 201 Instruction Addressing Modes 41 File Register Instructions 42 Fundamental Modes Supported 41 MAC Instructions 42 MCU Instructions 42
In CPU Sleep Mode 86 Simple Capture Event Mode 85 Input Capture Timing Requirements 198 Input Change Notification Module 70 Register Map (bit 15-8) 70 Register Map (bits 15-8) 70 Register Map (bits 7-0) 70 Input Characteristics 201 QEA/QEB 201 Instruction Addressing Modes 41 File Register Instructions 42 Fundamental Modes Supported 41 MAC Instructions 42 MCU Instructions 42 Move and Accumulator Instructions 42
In CPU Sleep Mode 86 Simple Capture Event Mode 85 Input Capture Timing Requirements 198 Input Change Notification Module 70 Register Map (bit 15-8) 70 Register Map (bits 15-8) 70 Register Map (bits 7-0) 70 Input Characteristics 201 QEA/QEB 201 Instruction Addressing Modes 41 File Register Instructions 42 Fundamental Modes Supported 41 MAC Instructions 42 MCU Instructions 42 Move and Accumulator Instructions 42 Other Instructions 42
In CPU Sleep Mode 86 Simple Capture Event Mode 85 Input Capture Timing Requirements 198 Input Change Notification Module 70 Register Map (bit 15-8) 70 Register Map (bits 15-8) 70 Register Map (bits 7-0) 70 Input Characteristics 201 QEA/QEB 201 Instruction Addressing Modes 41 File Register Instructions 42 Fundamental Modes Supported 41 MAC Instructions 42 MCU Instructions 42 Move and Accumulator Instructions 42 Other Instructions 42 Instruction Flow 20
In CPU Sleep Mode 86 Simple Capture Event Mode 85 Input Capture Timing Requirements 198 Input Change Notification Module 70 Register Map (bit 15-8) 70 Register Map (bits 15-8) 70 Register Map (bits 7-0) 70 Input Characteristics 201 QEA/QEB 201 Instruction Addressing Modes 41 File Register Instructions 42 Fundamental Modes Supported 41 MAC Instructions 42 MCU Instructions 42 Move and Accumulator Instructions 42 Other Instructions 42 Instruction Flow 20 Pipeline - 1-Word, 1-Cycle (Figure) 20
In CPU Sleep Mode 86 Simple Capture Event Mode 85 Input Capture Timing Requirements 198 Input Change Notification Module 70 Register Map (bit 15-8) 70 Register Map (bits 15-8) 70 Register Map (bits 7-0) 70 Input Characteristics 201 QEA/QEB 201 Instruction Addressing Modes 41 File Register Instructions 42 Fundamental Modes Supported 41 MAC Instructions 42 MCU Instructions 42 Move and Accumulator Instructions 42 Other Instructions 42 Instruction Flow 20 Pipeline - 1-Word, 1-Cycle (Figure) 20 Pipeline - 1-Word, 2-Cycle (Figure) 20
In CPU Sleep Mode 86 Simple Capture Event Mode 85 Input Capture Timing Requirements 198 Input Change Notification Module 70 Register Map (bit 15-8) 70 Register Map (bits 15-8) 70 Register Map (bits 7-0) 70 Input Characteristics 201 QEA/QEB 201 Instruction Addressing Modes 41 File Register Instructions 42 Fundamental Modes Supported 41 MAC Instructions 42 MCU Instructions 42 Move and Accumulator Instructions 42 Other Instructions 42 Instruction Flow 20 Pipeline - 1-Word, 1-Cycle (Figure) 20 Pipeline - 1-Word, 2-Cycle (Figure) 20 Pipeline - 1-Word, 2-Cycle (Figure) 20 Pipeline - 1-Word, 2-Cycle (Figure) 20
In CPU Sleep Mode 86 Simple Capture Event Mode 85 Input Capture Timing Requirements 198 Input Change Notification Module 70 Register Map (bit 15-8) 70 Register Map (bits 15-8) 70 Register Map (bits 7-0) 70 Input Characteristics 201 QEA/QEB 201 Instruction Addressing Modes 41 File Register Instructions 42 Fundamental Modes Supported 41 MAC Instructions 42 MCU Instructions 42 Move and Accumulator Instructions 42 Other Instructions 42 Instruction Flow 20 Pipeline - 1-Word, 1-Cycle (Figure) 20 Pipeline - 1-Word, 2-Cycle (Figure) 20 Pipeline - 1-Word, 2-Cycle (Figure) 20 Pipeline - 1-Word, 2-Cycle (MOV.D Operations (Figure)
In CPU Sleep Mode 86 Simple Capture Event Mode 85 Input Capture Timing Requirements 198 Input Change Notification Module 70 Register Map (bit 15-8) 70 Register Map (bits 15-8) 70 Register Map (bits 7-0) 70 Input Characteristics 201 QEA/QEB 201 Instruction Addressing Modes 41 File Register Instructions 42 Fundamental Modes Supported 41 MAC Instructions 42 MCU Instructions 42 Move and Accumulator Instructions 42 Other Instructions 42 Instruction Flow 20 Pipeline - 1-Word, 1-Cycle (Figure) 20 Pipeline - 1-Word, 2-Cycle (Figure) 20 Pipeline - 1-Word, 2-Cycle MOV.D Operations (Figure) Pipeline - 1-Word, 2-Cycle Table Operations
In CPU Sleep Mode 86 Simple Capture Event Mode 85 Input Capture Timing Requirements 198 Input Change Notification Module 70 Register Map (bit 15-8) 70 Register Map (bits 15-8) 70 Register Map (bits 7-0) 70 Input Characteristics 201 QEA/QEB 201 Instruction Addressing Modes 41 File Register Instructions 42 Fundamental Modes Supported 41 MAC Instructions 42 MCU Instructions 42 Move and Accumulator Instructions 42 Other Instructions 42 Instruction Flow 20 Pipeline - 1-Word, 1-Cycle (Figure) 20 Pipeline - 1-Word, 2-Cycle (Figure) 20 Pipeline - 1-Word, 2-Cycle (Figure) 20 Pipeline - 1-Word, 2-Cycle (MOV.D Operations (Figure)

Pipeline - 2-Word, 2-Cycle DO, DOW (Figure)	22
Pipeline - 2-Word, 2-Cycle GOTO, CALL (Figure)	21
Instruction Set	161
Instruction Set Overview	163
Instruction Stalls	43
Introduction	43
Raw Dependency Detection	43
Inter-Integrated Circuit. See I ² C	
Internal Clock Timing Examples	191
Interrupt Controller	
Register Map	54
Interrupt Priority	0
Traps	51
Interrupt Sequence	
Interrupt Stack Frame	
interrupt Stack i rame	J
L	
Load Conditions	100
Low-Voltage Detect Characteristics	100
LVDL Characteristics	187
M	
	-
Memory Organization	
Modulo Addressing	
Applicability	
Decrementing Buffer Operation Example	
Incrementing Buffer Operation Example	
Restrictions	
Start and End Address	44
W Address Register Selection	
Motor Control PWM Module	99
Fault Timing Characteristics	200
Timing Characteristics	
Timing Requirements	
MPLAB ASM30 Assembler, Linker, Librarian	170
MPLAB ICD 2 In-Circuit Debugger	171
MPLAB ICE 2000 High Performance Universal	
In-Circuit Emulator	171
MPLAB ICE 4000 High Performance Universal	
In-Circuit Emulator	171
MPLAB Integrated Development Environment Software	
MPLINK Object Linker/MPLIB Object Librarian	
WIFLINK Object Linker/WIFLIB Object Librarian	170
0	
OC/PWM Module Timing Characteristics	100
Operating Current (IDD)	1//
Operating Frequency vs Voltage	4-70
dsPIC30Fxxxx-20 (Extended)	176
Oscillator Configurations	
Fail-Safe Clock Monitor	
Fast RC (FRC)	
Initial Clock Source Selection	
Low Power RC (LPRC)	
LP Oscillator Control	152
Phase Locked Loop (PLL)	152
Start-up Timer (OST)	152
Oscillator Operating Modes Table	
Oscillator Selection	
Oscillator Start-up Timer	
Timing Characteristics	193
Timing Characteristics	
Output Compare Interrupts	
Output Compare Mode	ਹ
CANDAL CANDON FOR INCOME	
Register Map	00

Output Compare Module	89	Programming Operations	56
Timing Characteristics		Algorithm for Program Flash	
Timing Requirements		Erasing a Row of Program Memory	
Output Compare Operation During CPU Idle Mode		Initiating the Programming Sequence	
Output Compare Sleep Mode Operation		Loading Write Latches	
- Super Compare Gloop Mode Operation		Programming, Device Instructions	
P		Protection Against Accidental Writes to OSCCON.	
Packaging Information	227	PWM Duty Cycle Comparison Units	
Marking		Duty Cycle Register Buffers	
Peripheral Module Display (PMD) Registers		PWM FAULT Pins	
PICkit 1 Flash Starter Kit		Enable Bits	
PICSTART Plus Development Programmer		FAULTStates	
Pinout Descriptions		Modes	
PLL Clock Timing Specifications		Cycle-by-Cycle	
POR. See Power-on Reset		Latched	
PORTA		Priority	
Register Map	66	PWM Operation During CPU Idle Mode	
PORTB		PWM Operation During CPU Sleep Mode	
Register Map	68	PWM Output and Polarity Control	
PORTC		Output Pin Control	
Register Map	68	PWM Output Override	
PORTD		Complementary Output Mode	
Register Map	68	Synchronization	
PORTE		PWM Period	
Register Map	68	PWM Special Event Trigger	
PORTF		Postscaler	
Register Map	68	PWM Time-Base	
PORTG		Continuous Up/Down Counting Modes	
Register Map	69	Double Update Mode	
Position Measurement Mode		Free Running Mode	
Power Saving Modes		Postscaler	
Idle		Prescaler	
Sleep		Single Shot Mode	
Power Saving Modes (Sleep and Idle)		PWM Update Lockout	
Power-Down Current (IPD)		1 WW Opdate Lockout	107
Power-on Reset (POR)		Q	
Oscillator Start-up Timer (OST)		QEA/QEB Input Characteristics	201
Power-up Timer (PWRT)		QEI Module	
Power-up Timer		External Clock Timing Requirements	197
Timing Characteristics	193	Index Pulse Timing Characteristics	
Timing Requirements		Index Pulse Timing Requirements	
PRO MATE II Universal Device Programmer		Operation During CPU Idle Mode	
Product Identification System		Operation During CPU Sleep Mode	
Program Address Space		Register Map	
Alignment and Data Access Using		Timer Operation During CPU Idle Mode	
Table Instructions	30	Timer Operation During CPU Sleep Mode	
Construction		Quadrature Decoder Timing Requirements	
Data Access from, Address Generation		Quadrature Encoder Interface (QEI) Module	
Memory Map		Quadrature Encoder Interface Interrupts	
Table Instructions		Quadrature Encoder Interface Logic	
TBLRDH	30	_	
TBLRDL		R	
TBLWTH	30	Reset	149, 154
TBLWTL		Reset Sequence	
Program and EEPROM Characteristics		Reset Sources	
Program Counter		Reset Timing Characteristics	
Program Data Table Access		Reset Timing Requirements	
Program Flash Memory Characteristics		Resets	
Program Space Visibility		BOR, Programmable	156
Window into Program Space Operation	32	POR	
Program Space Visibility from Data Space		Operating without FSCM and PWRT	
Programmable		POR with Long Crystal Start-up Time	
Programmable Digital Noise Filters		RTSP Operation	
Programmer's Model		•	
Diagram			

S		Real-Time Clock	72
Sales and Support	245	RTC Interrupts	72
Serial Peripheral Interface. See SPI	243	RTC Oscillator Operation	72
Simple Capture Event Mode		Register Map	73
Capture Buffer Operation	85	Timer2 and Timer 3 Selection Mode	90
Capture Prescaler		Timer2/3 Module	
Hall Sensor Mode		32-bit Synchronous Counter Mode	75
Input Capture in CPU Idle Mode		32-bit Timer Mode	75
Timer2 and Timer3 Selection Mode		ADC Event Trigger	
Simple OC/PWM Mode Timing Requirements		Gate Operation	
Simple Output Compare Match Mode		Interrupt	
Simple PWM Mode		Operation During Sleep Mode	
Input Pin FAULT Protection		Register Map	
Period		Timer Prescaler	
Single Pulse PWM Operation		Timer4/5 Module	
Software Simulator (MPLAB SIM)		Register Map	83
Software Simulator (MPLAB SIM30)		TimerQ (QEI Module) External Clock	
Software Stack Pointer, Frame Pointer		Timing Characteristics	197
CALL Stack Frame		Timing Characteristics	
SPI	109	A/D Conversion	
SPI Mode		High-speed (CHPS = 01, SIMSAM = 0,	0.40
Slave Select Synchronization	111	ASAM = 0, SSRC = 000)	218
SPI1 Register Map		High-speed (CHPS = 01, SIMSAM = 0,	
SPI2 Register Map		ASAM = 1, SSRC = 111,	
SPI Module		SAMC = 00001)	
Framed SPI Support	109	Low-speed (ASAM = 0, SSRC = 000)	
Operating Function Description		Bandgap Start-up Time	
SDOx Disable		CAN Module I/O	
Timing Characteristics		CLKOUT and I/O	192
Master Mode (CKE = 0)	206	DCI Module	005
Master Mode (CKE = 1)		AC-Link Mode	
Slave Mode (CKE = 1)	208, 209	Multichannel, I ² S Modes	
Timing Requirements		External Clock	189
Master Mode (CKE = 0)	206	I ² C Bus Data Master Mode	044
Master Mode (CKE = 1)	207		
Slave Mode (CKE = 0)	208	Slave Mode	213
Slave Mode (CKE = 1)		I ² C Bus Start/Stop Bits Master Mode	211
Word and Byte Communication	109	Slave Mode	
SPI Operation During CPU Idle Mode		Input Capture (CAPX)	
SPI Operation During CPU Sleep Mode		Motor Control PWM Module	
STATUS Register		Motor Control PWM Module Falult	
Sticky Z (SZ) Status Bit		OC/PWM Module	
Subtractor		Oscillator Start-up Timer	
Data Space Write Saturation	28	Output Compare Module	
Overflow and Saturation		Power-up Timer	
Round Logic		QEI Module Index Pulse	
Write Back		Reset	
Symbols used in Roadrunner Opcode Descriptions		SPI Module	133
System Integration		Master Mode (CKE = 0)	206
Overview		Master Mode (CKE = 1)	
Register Map	160	Slave Mode (CKE = 1)	
Т		Slave Mode (CKE = 1)	
•		TimerQ (QEI Module) External Clock	
Temperature and Voltage Specifications	400	Type A, B and C Timer External Clock	
AC		Watchdog Timer	
DC		Timing Diagrams	100
Timer1 Module		Center Aligned PWM	104
16-bit Asynchronous Counter Mode		Dead-Time	
16-bit Synchronous Counter Mode		Edge Aligned PWM	
16-bit Timer Mode		PWM Output	
Gate Operation		Time-out Sequence on Power-up	01
Interrupt		(MCLR Not Tied to VDD), Case 1	155
Operation During Sleep Mode	/2 72	(1110211101110010 100), 0000 1	100
Prescaler	17		

Time-out Sequence on Power-up	
(MCLR Not Tied to VDD), Case 2	155
Time-out Sequence on Power-up	
(MCLR Tied to VDD)	155
Timing Diagrams and Specifications	
DC Characteristics - Internal RC Accuracy	191
Timing Diagrams.See Timing Characteristics	
Timing Requirements	
A/D Conversion	
High-speed	220
Low-speed	
Bandgap Start-up Time	
Brown-out Reset	
CAN Module I/O	
CLKOUT and I/O	192
DCI Module	
AC-Link Mode	205
Multichannel, I ² S Modes	
External Clock	
I ² C Bus Data (Master Mode)	
I ² C Bus Data (Slave Mode)	
Input Capture	
Motor Control PWM Module	
Oscillator Start-up Timer	
Output Compare Module	
Power-up Timer	194
QEI Module	
External Clock	
Index Pulse	
Quadrature Decoder	
Reset	
Simple OC/PWM Mode	199
SPI Module	
Master Mode (CKE = 0)	
Master Mode (CKE = 1)	
Slave Mode (CKE = 0)	
Slave Mode (CKE = 1)	
Type A Timer External Clock	
Type B Timer External Clock	
Type C Timer External Clock	
Watchdog Timer	194
Timing Specifications	101
PLL Clock	191

U **UART** Baud Rate Generator 125 Enabling and Setting Up UART 123 Alternate I/O 123 Setting Up Data, Parity and STOP Bit Selections .. 123 Loopback Mode 125 Operation During CPU Sleep and Idle Modes......... 126 Receiving Data 124 In 8-bit or 9-bit Data Mode...... 124 Receive Buffer (UxRCB)...... 124 Reception Error Handling 124 Framing Error (FERR) 125 Idle Status...... 125 Parity Error (PERR).......125 Receive Break 125 Receive Buffer Overrun Error (OERR Bit)....... 124 Transmittin Data In 9-bit Data Mode 123 Interrupt 124 Transmit Buffer (UxTXB) 123 UART1 Register Map......127 UART2 Register Map...... 127 Universal Asynchronous Receiver Transmitter. See UART. Wake-up from Sleep 149 Wake-up from Sleep and Idle53 Watchdog Timer Watchdog Timer (WDT)......149, 158 Enabling and Disabling......158

WWW, On-Line Support9

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape[®] or Microsoft[®] Internet Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available at the following URL:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- · Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- · Design Tips
- · Device Errata
- · Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

SYSTEMS INFORMATION AND UPGRADE HOT LINE

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive the most current upgrade kits. The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and 1-480-792-7302 for the rest of the world.

042003

READER RESPONSE


It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
Fror	m: Name	
	Company	
	<u></u>	
	Telephone: ()	FAX: ()
	lication (optional):	
Wοι	ıld you like a reply?YN	
Dev	ice: dsPIC30F	Literature Number: DS70082D
Que	estions:	
1	What are the best features of this do	ocument?
••	vinat are the boot loatalog of this ac	outlione.
2.	How does this document meet your hardware and software development needs?	
	·	·
3.	Do you find the organization of this document easy to follow? If not, why?	
4.	What additions to the document do	you think would enhance the structure and subject?
5.	What deletions from the document could be made without affecting the overall usefulness?	
6.	Is there any incorrect or misleading	information (what and where)?
7.	How would you improve this docume	ent?

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



^{*} JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type.

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- 1. Your local Microchip sales office
- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Atlanta

3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334

Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

2767 S. Albright Road Kokomo, IN 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

Phoenix

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-4338

San Jose

1300 Terra Bella Avenue Mountain View, CA 94043 Tel: 650-215-1444

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699

Fax: 905-673-6509

ASIA/PACIFIC

Australia

Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733

Fax: 61-2-9868-6755 China - Beijing

Unit 706B

Wan Tai Bei Hai Bldg. No. 6 Chaoyangmen Bei Str. Beijing, 100027, China Tel: 86-10-85282100 Fax: 86-10-85282104

China - Chengdu

Rm. 2401-2402, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599

China - Fuzhou

Unit 28F. World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521

China - Hong Kong SAR

Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Shanghai

Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700

Fax: 86-21-6275-5060 China - Shenzhen

Rm. 1812, 18/F, Building A, United Plaza No. 5022 Binhe Road, Futian District

Shenzhen 518033, China Tel: 86-755-82901380 Fax: 86-755-8295-1393

China - Shunde

Room 401, Hongjian Building No. 2 Fengxiangnan Road, Ronggui Town Shunde City, Guangdong 528303, China Tel: 86-765-8395507 Fax: 86-765-8395571

China - Qingdao

Rm. B505A, Fullhope Plaza, No. 12 Hong Kong Central Rd. Qingdao 266071, China

Tel: 86-532-5027355 Fax: 86-532-5027205

India

Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea

168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5932 or

82-2-558-5934

Singapore 200 Middle Road #07-02 Prime Centre Singapore, 188980

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan

Kaohsiung Branch 30F - 1 No. 8 Min Chuan 2nd Road Kaohsiung 806, Taiwan Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan

Taiwan Branch 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan

Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

FUROPE

Austria

Durisolstrasse 2 A-4600 Wels Austria Tel: 43-7242-2244-399

Fax: 43-7242-2244-393

Denmark

Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark

Tel: 45-4420-9895 Fax: 45-4420-9910

France

Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage

91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany

Steinheilstrasse 10 D-85737 Ismaning, Germany Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy

Via Quasimodo, 12 20025 Legnano (MI) Milan, Italy Tel: 39-0331-742611

Fax: 39-0331-466781 Netherlands

P. A. De Biesbosch 14

NL-5152 SC Drunen, Netherlands Tel: 31-416-690399

Fax: 31-416-690340 United Kingdom

505 Eskdale Road Winnersh Triangle

Wokingham Berkshire, England RG41 5TU Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/24/03