Standard Products CT2512-PCB/2513-PCB/2511-PCB/2511-PCB Dual Redundant Remote Terminal for MIL-STD-1553B in PCB Style

www.aeroflex.com/Avionics

September 21, 2005

FEATURES

- □ CT2512-PCB Replaces DDC BUS-65112 and BUS-65117
- □ CT2513-PCB Replaces DDC BUS-65113 and BUS-65118
- □ CT2510-PCB Replaces DDC BUS-65110 and BUS-65120
- CT2511-PCB Replaces DDC BUS-65111 and BUS-65121
- **□** Functions as a Complete Remote Terminal Unit
- □ Supports 13 Mode Codes, Illegalization of Codes Allowed
- □ Transfers Data with DMA Type Handshaking
- Latched Outputs for Command Word and Word Count
- □ 14 Bit Built-In-Test Word Register
- □ 4 Error Flag Outputs
- □ Advanced Low Power VLSI Technology
- COTs PCB Construction
- Designed for Commercial, Industrial and Aerospace Applications

GENERAL DESCRIPTION

Aeroflex's CT2512-PCB contains 2 transceivers, 2 encoder/decoders, bit processors and complete Remote Terminal (RT) logic. The device is constructed using Aeroflex advanced VLSI custom chip and hybrid technology. It functions as a complete dual redundant MIL-STD-1553B RT Unit supporting all 13 mode codes for dual redundant operation. The CT2512-PCB is a pin-for-pin functional equivalent of the DDC BUS-65112/117 and performs parallel data transfers with a DMA type handshake. Multiple error flag outputs and host access to many of the RT Status Word bits are just some of the features that make this part ideal for many RT applications. The unit has an operating range of -55°C to +125°C. See "Ordering Information" (last sheet) for CT2513-PCB / CT2510-PCB / CT2511-PCB.




FIGURE 1 – FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Parameter	Limits	Units
Power Supply Voltage (VCC) (Pins 18, 76)	-0.3 to +18.0	Volts
Power Supply Voltage (VEE) (Pins 38, 57)	+0.3 to -18.0	Volts
Power Supply Voltage (VCCL) (Pins 37, 58 / 51)	-0.3 to +7.0	Volts
Receiver Differential Input (Pins 20, 59 / 74, 36)	±20 (40Vp-p)	Volts
Receiver Input Voltage (Pins 20, 59 / 74, 36)	±15	Volts
Driver Output Current (Pins 56, 17 / 39, 77)	+200	mA
Transmission Duty Cycle at TPCB = 100° C <u>1</u> /	100	%
Operating Temperature Range	-55 to +125	°C

Note: 1/ TPCB is PCB Bottom surface temperature under Transceiver.

POWER AND THERMAL DATA (SINGLE TRANSCEIVER AND LOGIC SECTION)

Parameter/Conditions	Symbol	Min	Тур	Max	Units
Power Supply Voltage	V _{CC} V _{EE} V _{CCL}	14.25 -14.25 4.5	15 -15 5	15.75 -15.75 5.5	V V V
Thermal Resistance, most critical device <u>4</u> /	Ø _{JC}	-	10	-	°C/W
Power dissipation of most critical (hottest) device during continuous transmission (100% duty cycle) <u>1</u> /	P _C	-	2	-	W
Total supply current standby mode, or transmitting at less than 1% duty cycle (e.g. 20us of transmission every 2ms or longer interval)	I _{CC} I _{EE} 2/ I _{CCL} 2/		0 12 20	5 20 50	mA mA mA
Total supply current transmitting at 1Mhz into a 35-ohm load at point A in Figure 2 <u>3/</u>	ICC @ 25%	-	90	100	mA
	ICC @ 100%	-	180	200	mA

Notes

1/ Decreases linearly to zero at zero duty cycle.
2/ Limit does not change with mode of operation or duty cycle.
3/ Decreases linearly to applicable "standby" values at zero duty cycle.

 $\frac{1}{4}$ Referenced to TPCB

ELECTRICAL CHARACTERISTICS (RECEIVER SECTION)

Parameter/Conditions	Symbol	Min	Max	Units
Differential input impedance DC to 1MHz Point A Point B	Z _{IN}	2K 1K	-	$\Omega \Omega$
Differential voltage range	V _{DIR}	±20V	-	Vpeak
Input common mode voltage range	V _{ICR}	±10V	-	Vpeak
Common mode rejection ratio (from Point A, Figure 1)	CMMR	40	-	dB
Threshold characteristics, Sine wave at 1MHz Note: Threshold voltages refer to Point A or Point B - Figure 2. Point A Point B	V _{TH}	0.6 0.4	1.2 0.86	Vp-p Vp-p

SCDCT2512PCB Rev A

ELECTRICAL CHARACTERISTICS (TRANSMITTER SECTION)

Parameter/Conditions	Symbol	Min	Тур	Max	Units
Differential output level, Figure 1 (145 Ohm load) Point A Point B	Vo	6 18	7.5 20	9 27	Vp-p Vp-p
Rise and Fall times (10% to 90% of p-p output) Point A or Point B	T _r	100	-	300	nS
Output offset, Figure 2 (35-ohm load) 2.5us after mid-bit crossing of parity bit of last word of a 660us message Point A Point B	V _{OS}	-90 -250		+90 +250	mVpeak mVpeak
Differential output noise Point A Point B	V _{NOI}	1	-	5 14	mVp-p mVp-p

LOGIC CHARACTERISTICS

Symbol	Parameter	Min	Тур	Max	Units	Conditions
V _{IH}	Input "1"	2.4	-	-	VDC	
V _{IL}	Input "0"		-	0.7	VDC	
I _{IL}	Input 1	-650	-	-100	μΑ	Note 1A
I _{IH}	Input 1	-650		-100	μΑ	Note 1B
I _{IL}	Input 1	-20	-	+20	μΑ	Note 2A
I _{IH}	Input 1	-20	-	+20	μΑ	Note 1B
V _{OH}	Output "1"	2.7	-	-	VDC	Note 3A/4A
V _{OL}	Output "0"	-	-	0.4	VDC	Note 3B/4B

Note 1:	For INPUT pins 12,13,14,15, 53, 54, 55. Vcc = 5.5V
	A. @ VIL = 0.4V B. @ VIH = 2.4V
Note 2:	All remaining INPUTS other than in Note 1. VCC = 5.5V A. @ VIL = 0.4V B. @ VIH = 2.4V
Note 3:	For OUTPUT pins 4 through 11 and 43 through 50. A. @ VCC = 4.5V and IOH = 3mA B. @ VCC = 2.4V and IOL = 6mA
Note 4:	All remaining OUTPUTS other than in Note 3. A. @ VCC = 4.5V and IOH = 2mA B. @ VCC = 5.5V and IOL = 4mA

TERMINAL CONNECTIONS AND PIN FUNCTIONS

Plug-In Pkg	Flat Pkg	Function	Description			
1	2	A9	Latched output of the most significant bit (MSB) in the subaddress field of the command word.			
2	4	A7	Latched output of the third most significant bit in the subaddress field of the command word.			
3	6	A5	Latched output of the least significant bit (LSB) in the subaddress field of the command word.			
4	8	DB1	Bidirectional parallel data bus bit 1.			
5	10	DB3	Bidirectional parallel data bus bit 3.			
6	12	DB5	Bidirectional parallel data bus bit 5.			
7	14	DB7	Bidirectional parallel data bus bit 7.			
8	16	DB9	Bidirectional parallel data bus bit 9.			
9	18	DB11	Bidirectional parallel data bus bit 11.			
10	20	DB13	Bidirectional parallel data bus bit 13.			
11	22	DB15	Bidirectional parallel data bus bit 15 (MSB).			
12	24	BRO ENA	Broadcast enable - When HIGH, this input allows recognition of an RT address of all ones in the command word as a broadcast message. When LOW, it prevents response to RT address 31.			
13	26	ADDRE	Input of the MSB of the assigned terminal address.			
14	28	ADDRC	Input of the 3rd MSB of the assigned terminal address.			
15	30	ADDRA	Input of the 3rd MSB of the assigned terminal address.			
16	32	RTADD ERR	Output signal used to inform subsystem of an address parity error. If LOW, indicates parity error and the RT will not respond to any command address to a single terminal. It will still receive broadcast commands if BRO ENA is HIGH.			
17	34	TXDATAOUT B	LOW output to the primary side of the coupling transformer that connects to the B channel of the 1553 bus.			
18	36	Vcc B	+12 / +15 Volt input power supply connection for the B channel transceiver.			
19	38	GND B	Power supply return connection for the B channel transceiver.			
20	40	RXDATAIN B	Input from the HIGH side of the primary side of the coupling transformer that connects to the B channel of the 1553 bus.			
21	81	A3	Multiplexed address line output. When INCMD is LOW, or A5 through A9 are all zeroes or all ones (mode command), it represents the latched output of the 2nd MSB in the word count field of the command word. When INCMD is HIGH and A5 through A9 are not all zeroes or all ones, it represents the 2nd MSB of the current word counter. (See note 1).			
22	79	A1	Multiplexed address line output. When INCMD is LOW, or A5 through A9 are all zeroes or all ones (mode command), it represents the latched output of the 2nd LSB in the word count field of the command word. When INCMD is HIGH and A5 through A9 are not all zeroes or all ones, it represents the 2nd LSB of the current word counter. (See note 1).			
23	77	DTGRT	Data transfer grant - Active LOW input signal from the subsystem that informs the R when DTREQ is asserted, to start the transfer. Once the transfer is started, DTGRT cabe removed.			
24	75	INCMD	In command - HIGH level output signal used to inform the subsystem that the R ⁴ presently servicing a command. When low, A0-A4 (see note 1) represent the word co of the present command. When high, A0-A4 represent the current word counter non-mode commands.			

TERMINAL CONNECTIONS AND PIN FUNCTIONS (con't)

Plug-In Pkg	Flat Pkg	Function	Description
25	73	HS FAIL	Handshake fail - Output signal that goes LOW and stays LOW whenever the subsystem fails to supply DTGRT in time to do a successful transfer. Cleared by the next NBGT.
26	71	DTSTR	DATA strobe - A LOW level output pulse (166 ns) present in the middle of every data word transfer over the parallel data bus. Used to latch or strobe the data into memory, FIFOs, registers, etc. Recommend using the rising edge to clock data in. (See note 2).
27	69	DAT/CMD	Address line output that is LOW whenever the command word is being transferred to the subsystem over the parallel data bus, and is HIGH whenever data words are being transferred.
28	67	RT FAIL	Remote terminal failure - Latched active LOW output signal to the subsystem to flag detection of a remote terminal continuous self-test failure. Also set if the watchdog timeout circuit is activated. Cleared by the start of the next message transmission (status word) and set if problem is again detected.
29	65	DTREQ	Data transfer request - Active LOW output signal to the subsystem indicating that the RT has data for or needs data from the subsystem and requests a data transfer over the parallel data bus. Will stay LOW until transfer is completed or transfer until transfer is completed or transfer timeout has occurred.
30	63	ADBC	Accept dynamic bus control - Active LOW input signal from subsystem used to set the dynamic bus control acceptance bit in the status register if the command word was a valid, legal mode command for dynamic bus control.
31	61	TEST 2	Factory test point - DO NOT USE. (See note 3).
32	59	A10	Latched output of the T/R bit in the command word.
33	57	ILL CMD	Illegal command - Active LOW input signal from the subsystem, strobed in on the rising edge of INCMD. Used to define the command word as illegal and to set the message error bit in the status register.
34	55	SS REQ	Subsystem service request - Input from the subsystem used to control the service request bit in the status register. If LOW when the status word is updated, the service request bit will be set; if HIGH, it will be cleared.
35	53	BITEN	Built-in-test word enable - LOW level output pulse (500 ns), present when the built-in-test word is enabled on the parallel data bus. (See note 4).
36	51	RXDATAIN A	Input from the LOW side of the primary side of the coupling transformer that connects to the A channel of the 1553 bus.
37	49	VLA	+5 Volt input power supply connection for the A channel transceiver.
38	47	VEEA	-12 / -15 Volt input power supply connection for the A channel transceiver. (See note 7).
39	45	TXDATAOUT A	HIGH output to the primary side of the coupling transformer that connects to the A channel of the 1553 bus.
40	43	NBGT	New bus grant - LOW level output pulse (166 ns) used to indicate the start of a new protocol sequence in response to the command word just received. (See note 2).
41	3	A8	Latched output of the 2nd MSB in the subaddress field of the command word.
42	5	A6	Latched output of the 2nd LSB in the subaddress field of the command word.
43	7	DB0	Bidirectional parallel data bus bit 0 (LSB).
44	9	DB2	Bidirectional parallel data bus bit 2.
45	11	DB4	Bidirectional parallel data bus bit 4.
46	13	DB6	Bidirectional parallel data bus bit 6.
47	15	DB8	Bidirectional parallel data bus bit 8.
		1	

TERMINAL CONNECTIONS AND PIN FUNCTIONS (con't)

Plug-In Pkg	Flat Pkg	Function	Description
48	17	DB10	Bidirectional parallel data bus bit 10.
49	19	DB12	Bidirectional parallel data bus bit 12.
50	21	DB14	Bidirectional parallel data bus bit 14.
51	23	VL	+5 Volt input power supply connection for RTU digital logic section.
52	25	GND	Power supply return for RTU digital logic section.
53	27	ADDRD	Input of the 2nd MSB of the assigned terminal address.
54	29	ADDRB	Input of the 2nd LSB of the assigned terminal address.
55	31	ADDRP	Input of address parity bit. The combination of assigned terminal address and ADDRP must be odd parity for the RT to work.
56	33	TXDATAOUT B	HIGH, output to the primary side of the coupling transformer that connects to the B channel of the 1553 bus.
57	35	VEEB	-12 / -15 Volt input power supply connection for the B channel transceiver. (See note 7).
58	37	VLB	+5 Volt input power supply connection for the B channel transceiver.
59	39	RXDATAIN B	Input from the LOW side of primary side of the coupling transformer that connects to the B channel of the 1553 bus.
60	80	A2	Multiplexed address line output. When INCMD is LOW, or A5 through A9 are all zeroes or all ones (mode command), it represents the latched output of the 3rd MSB in the word count field of the command word. When INCMD is HIGH and A5 through A9 are not all zeroes or all ones, it represents the 3rd MSB of the current word counter. (See note 1).
61	78	A0	Multiplexed address line output. When INCMD is LOW, or A5 through A9 are all zeroes or all ones (mode command), it represents the latched output of the LSB in the word count field of the command. When INCMD is HIGH and A5 through A9 are not all zeroes or all ones, it represents the LSB of the current word counter. (See note 1).
62	76	DTACK	Data transfer acknowledge - Active LOW output <u>signal during</u> data transfers to or from the subsystem indicating the RTU has received the DTGRT in response to DTREQ and is presently doing the transfer. Can be connected directly pins 67 on Plug-In Pkg or pin 66 on Flat Pkg (BUF ENA) for control of 3-state data buffers; and to 3-state address buffer control lines, if they are used.
63	74	A4	Multiplexed address line output. When INCMD is LOW or A5 through A9 are all zeroes or all ones (mode command), it represents the latched output of the MSB in the word count field of the command word. When INCMD is HIGH and A5 through A9 are not all zeroes or all ones, it represents the MSB of the current word counter. (See note 1).
64	72	R/W	Read/Write - Output signal that controls the direction of the internal data bus buffers. Normally, the signal is LOW and the buffers drive the data bus. When data is needed from the subsystem, it goes HIGH to turn the buffers around and the RT now appears as an input. The signal is HIGH only when DTREQ is active (LOW).
65	70	GBR	Good block received - LOW level output pulse (500 ns) used to flag the subsystem that a valid, legal, non-mode receive command with the correct number of data words has been received without a message error and successfully transferred to the subsystem. (See note 4).
66	68	12 MHz	12 MHz clock input - Input for the master clock used to run RTU circuits.
67	66	BUF ENA	Buffer enable - Input used to enable or 3-state the internal data bus buffers when they are driving the bus. When LOW, the data bus buffers are enabled. Could be connected to $\overline{\text{DTACK}}$, (pin 62, Plug-In Pkg), (pin 76, Flat Pkg) if RT is sharing the same data bus as the subsystem. (See note 5).
68	64	RESET	Input resets entire RT when LOW.

TERMINAL CONNECTIONS AND PIN FUNCTIONS (con't)

Plug-In Pkg	Flat Pkg	Function	Description
69	62	RT FLAG	Remote terminal flag - Input signal used to control the terminal flag bit in the status register. If LOW when the status word is updated, the terminal flag bit would be set; if HIGH, it would be cleared. Normally connected to RTFAIL; (pin 28, Plug-In Pkg); (pin 67, Flat Pkg).
70	60	TEST 1	Factory test point - DO NOT USE. (See note 6).
71	58	BUSY	Subsystem busy - Input from the subsystem used to control the busy bit in the status register. If LOW when the status word is updated, the busy bit will be set; if HIGH, it will be cleared. If the busy bit is set in the status register, no data will be requested from the subsystem in response to a transmit command. On receive commands, data will still be transferred to subsystem.
72	56	SS FLAG	Subsystem flag - Input from the subsystem used to control the subsystem flag bit in the status register. If LOW when the status word is updated, the subsystem flag will be set; if HIGH, it will be cleared.
73	54	MESS ERR	Message error - Output signal that goes LOW and stays low whenever there is a format or word error with the received message over the 1553 data bus. Cleared by the next $\overline{\text{NBGT}}$.
74	52	RXDATAIN A	Input from the HIGH side of the primary side of the coupling transformer that contacts to the A channel of the 1553 bus.
75	50	GND A	Power supply return connection for the A channel transceiver.
76	48	VccA	+12 / +15 Volt input power supply connection for the A channel transceiver.
77	46	TXDATAOUT A	LOW output to the primary side of the coupling transformer that connects to the A channel of the 1553 bus.
78	44	STATEN	Status word enable - LOW level active output signal present when the status word is enabled on the parallel data bus.

NOTES:

- 1. When INCMD is LOW during the DTSTR immediately following NBGT, A0 through A4 are valid and equal to WC0 through WC4 of the received command word. The remaining time while INCMD is LOW and A5 through A9 are not all zeros or ones (i.e. MODE), A0 through A4 are equal to the last current word count plus one. When INCMD is HIGH and A5 through A9 are not MODE, A0 through A4 represent the current word counter. If A5 through A9 are equal to MODE, A0 through WC4 of the received command word, independent of the state of INCMD.
- 2. Pulse width is typically 166 ns.
- 3. Do not connect.
- 4. Pulse width is typically 500 ns.
- 5. Pin 67 for Plug-In Pkg, and pin 66 for Flat Pkg BUF ENA: This pin is typically tied to DTACK, causing the device to drive the shared data bus only while DTACK is active. If desired BUF ENA can be gounded. The data will remain latched on the data bus pins for 19 µs from DTSRB and 4 µs for the last word of a message as the devices status word or BIT word is transferred to the BC (STATEN or BITEN low). Once the STATUS or BIT word transfer is complete, the data bus will automatically again contain the last data word. The device will automatically switch the direction of the internal buffers during a transmit operation.
- 6. Do not connect.
- 7. For Flat Pkg, pins 1, 41, 42, and 82 are no connections.




FIGURE 2 – TYPICAL BUS COUPLING




FIGURE 3 – TIMING DIAGRAM, TRANSMIT ONE WORD




FIGURE 4 – TIMING DIAGRAM, RECEIVE ONE WORD





FIGURE 5A – TIMING DIAGRAM, RT TO RT RECEIVE ONE WORD (PART A)










FIGURE 6 – TIMING DIAGRAM, COMMAND WORD TRANSFER









NOTE: 1. R/W = 0

FIGURE 8 – TIMING DIAGRAM, BIT WORD TRANSFER



3. BUFFENA = DTACK

FIGURE 9 – TIMING DIAGRAM, DATA TO SUBSYSTEM






FIGURE 11 – TIMING DIAGRAM, DATA TRANSFERS TO SUBSYSTEM (NO HANDSHAKE)

CT2512-PCB Pin Out Description (PCB DDIP)

78

STATEN

				Pin #	Function	Pin #	Function
				1	A10	40	NBGT
				2	A8	41	A9
				3	A6	42	A7
1 (A10		A3	21	4	DB1	43	DB0
A10	CT2512-PC	B A3	60	5	DB3	44	DB2
A8	01201210	A1	22	6	DB5	45	DB4
<u>42</u> A7	MIL-STD-1553B	A0	61	7	DB7	46	DB6
<u>3</u> A6	REMOTE TERMIN	DTGRT	23	8	DB9	47	DB8
<u>43</u> DB0 <u>4</u> DB1	PROTOCOL UNI	DIACKI	<u>62</u> 24	9	DB11	48	DB10
		A4	63	10	DB13	49	DB10
5 DB3		HSFAIL	25	-	DB13 DB15		
45 DB4		R/W	64	11	-	50	DB14
<u>6</u> DB5		DISTR	26	12	BRO ENA	51	+5V
<u>46</u> DB6		GBR	65	13	ADDRE	52	GND
7 DB7 47 DB8		A5(DAT/CMD)	<u>27</u> 66	14	ADDRC	53	ADDRD
8 DB9		12MHz IN RTFAIL	28	15	ADDRA	54	ADDRB
	0	BUF ENA	67	16	RTADERR	55	ADDRP
9 DB1		DTREQ	29	17	TXDATA B	56	TXDATA B
<u>49</u> DB12		RESET	68	18	+15V B	57	-15V B
<u>10</u> DB1:		ADBC	30	19	GND B	58	+5V B
<u>50</u> DB14 11 DB1		RTFLAG TP2	<u>69</u> 31	20	RXDATA B	59	RXDATA B
<u>11</u> DB19 <u>51</u> +5V	o	TP1	70	21	A3	60	A2
	ENA	A11(T/R)	32	22	A1	61	A0
52 GND		BUSY	71	23	DTGRT	62	DTACK
<u>13</u> ADD		ILLCMD	33	24	INCMD	63	A4
53 ADD		SSFLAG	<u>72</u> 34		HSFAIL	64	
<u>14</u> ADD <u>54</u> ADD		SRQ ME	73	25		-	
		BITEN	35	26		65	
55 ADD		RXDATA A	74	27	A5 (DAT/CMD)	66	12MHz IN
	DERR	RXDATA A	36	28	RTFAIL	67	BUF ENA
		GND A	75	29	DTREQ	68	RESET
<u>17</u> TXD <u>57</u> -15V	ATA B	+5VA +15VA	<u>37</u> 76	30	ADBC	69	RTFLAG
<u>18</u> +15V		-15VA	38	31	TP2 (NC)	70	TP1 (NC)
<u>58</u> +5V		TXDATA A	77	32	A11 (T/ R)	71	BUSY
<u>19</u> GND		TXDATA A	39	33	ILLCMD	72	SSFLAG
	ATA B	STATEN	78	34	SRQ	73	ME
RXD	ATA B	NBGT	40	35	BITEN	74	RXDATA A
\subseteq)		36	RXDATA A	75	GND A
				37	+5V A	76	+15V A
				38	-15V A	77	TXDATA A
				<u> </u>			

FIGURE 12 – PCB DDIP PIN CONNECTION DIAGRAM AND PINOUT TABLE

39

TXDATA A

CT2512-FP-PCB Pin Out Description (PCB Flat Pack)

						•	ack)	
					Pin #	Function	Pin #	Function
					1	NC	42	NC
					2	A10	43	NBGT
					3	A9	44	STATEN
					4	A8	45	TXDATA A
1	N/C		N/C	82	5	A7	46	
2	A10	CT2512-FP-PCE		81	6	A6	47	-15V A
<u>3</u> 4	A9 A8		A2 A1	<u>80</u> 79	7	DB0	48	+15V A
5	A0 A7	MIL-STD-1553B	A0	78	8	DB0 DB1	49	+5V A
6	A6	REMOTE TERMINAL	DTGRT	77			-	
7	DB0	PROTOCOL UNIT	DTACK	76	9	DB2	50	GND A
8	DB1		INCMD	75	10	DB3	51	RXDATA A
9	DB2			74	11	DB4	52	RXDATA A
10	DB3		HSFAIL R/W	73	12	DB5	53	BITEN
<u>11</u> 12	DB4 DB5		DISTR	<u>72</u> 71	13	DB6	54	ME
13	DB5 DB6		GBR	70	14	DB7	55	SRQ
14	DB7	A5	(DAT/CMD)	69	15	DB8	56	SSFLAG
15	DB8		12MHz IN	68	16	DB9	57	ILLCMD
16	DB9		RTFAIL	67	17	DB10	58	BUSY
17	DB10		BUF ENA	66	18	DB11	59	A11 (T/R)
<u>18</u> 19	DB11 DB12		DTREQ RESET	<u>65</u> 64	19	DB11 DB12	60	TP1
20	DB12 DB13		ADBC	63	4			
21	DB14		RTFLAG	62	20	DB13	61	TP2
22	DB15		TP2	61	21	DB14	62	RTFLAG
23	+5V		TP1	60	22	DB15	63	ADBC
24	BR0 ENA		A11(T/R)	59	23	+5V	64	RESET
25				<u>58</u> 57	24	BRO ENA	65	DTREQ
<u>26</u> 27	ADDRE ADDRD		SSFLAG	56	25	GND	66	BUF ENA
28	ADDRC		SRQ	55	26	ADDRE	67	RTFAIL
29	ADDRB		ME	54	27	ADDRD	68	12MHz IN
30	ADDRA		BITEN	53	28	ADDRC	69	A5 (DAT/CMD)
31	ADDRP		RXDATA A	52	29	ADDRB	70	GBR
<u>32</u> 33	RTADERR TXDATA B		RXDATA A GND A	<u>51</u> 50	30	ADDRA	71	DTSTR
<u>33</u>	TXDATA B		+5VA	49	31	ADDRP	72	R/W
35	-15V B		+15VA	48	32	RTADERR	73	HSFAIL
36	+15V B		-15VA	47				
37	+5V B		TXDATA A	46	33	TXDATA B	74	A4
38	GND B			45	34	TXDATA B	75	
<u>39</u> 40	RXDATA B		STATEN NBGT	44	35	-15V B	76	DTACK
<u>40</u> 41	RXDATA B N/C		NBGT N/C	43 42	36	+15V B	77	DTGRT
- T I				74	37	+5V B	78	A0
					38	GND B	79	A1
					39	RXDATA B	80	A2
					40	RXDATA B	81	A3
					1		1	

FIGURE 13 – PCB FLAT PACKAGE PIN CONNECTION DIAGRAM AND PINOUT TABLE


NC

82


41

NC


PLUG IN PACKAGE OUTLINE




FLAT PACKAGE OUTLINE



PLUG-IN PCB TYPICAL OUTLINE



FLAT PCB TYPICAL OUTLINE



ORDERING INFORMATION

Model Number	Power Supply	Package
СТ2512-РСВ	+5V, ±15V	Plug-in PCB
CT2512-FP-PCB		Flat PCB
* CT2513-PCB	+5V, ±12V	Plug-in Pcb
* CT2513-FP-PCB		Flat PCB
* CT2510-PCB	+5V, -15V	Plug-in PCB
* CT2510-FP-PCB		Flat PCB
* CT2511-PCB	+5V, -12V	Plug-in PCB
* CT2511-FP-PCB		Flat PCB

* Contact Factory

PLAINVIEW, NEW YORK Toll Free: 800-THE-1553 Fax: 516-694-6715

SE AND MID-ATLANTIC Tel: 321-951-4164 Fax: 321-951-4254 **INTERNATIONAL** Tel: 805-778-9229 Fax: 805-778-1980

WEST COAST Tel: 949-362-2260 Fax: 949-362-2266 **NORTHEAST** Tel: 603-888-3975 Fax: 603-888-4585

CENTRAL Tel: 719-594-8017 Fax: 719-594-8468



www.aeroflex.com info-ams@aeroflex.com

Aeroflex Microelectronic Solutions reserves the right to change at any time without notice the specifications, design, function, or form of its products described herein. All parameters must be validated for each customer's application by engineering. No liability is assumed as a result of use of this product. No patent licenses are implied.



Our passion for performance is defined by three attributes represented by these three icons: solution-minded, performance-driven and customer-focused