

# FEMTOCLOCKS™ CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER

ICS843242

### GENERAL DESCRIPTION



The ICS843242 is a 2 differential output LVPECL Synthesizer designed to generate Ethernet reference clock frequencies and is a member of the HiPerClocks™ family of high performance clock solutions from IDT. Using a 31.25MHz or


26.041666MHz, 18pF parallel resonant crystal, the follow-ing frequencies can be generated based on the settings of 4 frequency select pins (SEL[A1:A0], SEL[B1:B0]): 625MHz, 312.5MHz, 156.25MHz, and 125MHz.

The two banks have their own dedicated frequency select pins and can be independently set for the frequencies mentioned above. The ICS843242 IDT's 3<sup>rd</sup> generation low phase noise VCO technology and can achieve 1ps or lower typical rms phase jitter, easily meeting Ethernet jitter requirements. The ICS843242 is packaged in a small 16-pin TSSOP package.


### **FEATURES**

- Two 3.3V differential LVPECL output pairs
- Using a 31.25MHz or 26.041666 crystal, the two output banks can be independently set for 625MHz, 312.5MHz, 156.25MHz or 125MHz
- · Crystal oscillator interface
- VCO range: 560MHz to 700MHz
- RMS phase jitter @ 625MHz (1.875MHz 20MHz): 0.4ps (typical)
- · Full 3.3V supply mode
- 0°C to 70°C ambient operating temperature
- · Industrial temperature available upon request
- Available in both standard (RoHS 5) and lead-free (RoHS 6) compliant packages

# **BLOCK DIAGRAM**



# PIN ASSIGNMENT



### ICS843242 16-Lead TSSOP

4.4mm x 5.0mm x 0.92mm package body **G Package** Top View

The Preliminary Information presented herein represents a product in pre-production. The noted characteristics are based on initial product characterization and/or qualification. Integrated Device Technology, Incorporated (IDT) reserves the right to change any circuitry or specifications without notice.

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ty	/ре	Description
1, 2	nQB, QB	Output		Differential clock outputs. LVPECL interface levels.
3	V <sub>CCO_B</sub>	Power		Output supply pin for QB, nQB outputs.
4	SELB1	Input	Pullup	Division select pin for Bank B. Default = High.  LVCMOS/LVTTL interface levels.
5	SELB0	Input	Pulldown	Division select pin for Bank B. Default = Low. LVCMOS/LVTTL interface levels.
6	V <sub>CCO_A</sub>	Power		Output supply pin for QA, nQA outputs.
7, 8	QA, nQA	Output		Differential clock outputs. LVPECL interface levels.
9	FB_SEL	Input	Pulldown	Feedback divide select. When Low (default), the feedback divider is set for ÷20. When HIGH, the feedback divider is set for ÷24. LVCMOS/LVTTL interface levels.
10	V <sub>CCA</sub>	Power		Analog supply pin.
11	V <sub>cc</sub>	Power		Core supply pin.
12	SELA0	Input	Pullup	Division select pin for Bank A. Default = HIGH.  LVCMOS/LVTTL interface levels.
13	SELA1	Input	Pulldown	Division select pin for Bank A. Default = Low. LVCMOS/LVTTL interface levels.
14	$V_{\sf EE}$	Power		Negative supply pin.
15, 16	XTAL_OUT, XTAL_IN	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ

TABLE 3A. BANK A FREQUENCY TABLE

			Feedback	Bank A	M/N Multiplication	QA/nQA	
Crystal Frequency	SELA1	SELA0	FB_SEL	Divider	Output Divider	Multiplication Factor	Output Frequency
31.25	0	0	0	20	1	20	625
31.25	0	1	0	20	2	10	312.5
31.25	1	0	0	20	4	5	156.25
31.25	1	1	0	20	5	4	125
26.041666	0	0	1	24	1	24	625
26.041666	0	1	1	24	2	12	312.5
26.041666	1	0	1	24	4	6	156.25
26.041666	1	1	1	24	5	4.8	125

TABLE 3B. BANK B FREQUENCY TABLE

			Feedback	Bank B	M/N Multiplication	QB/nQB	
Crystal Frequency	SELA1	SELA0	FB_SEL	Divider	Output Divider	Multiplication Factor	Output Frequency
31.25	0	0	0	20	1	20	625
31.25	0	1	0	20	2	10	312.5
31.25	1	0	0	20	4	5	156.25
31.25	1	1	0	20	5	4	125
26.041666	0	0	1	24	1	24	625
26.041666	0	1	1	24	2	12	312.5
26.041666	1	0	1	24	4	6	156.25
26.041666	1	1	1	24	5	4.8	125

TABLE 3C. OUTPUT BANK CONFIGURATION SELECT FUNCTION TABLE

Inp	Outputs	
SELA1	QA	
0	0	÷1
0	1	÷2 (default)
1	0	÷4
1	1	÷5

Inp	Outputs	
SELB1	QB	
0	0	÷1
0	1	÷2
1	0	÷4 (default)
1	1	÷5

TABLE 3D. FEEDBACK DIVIDER CONFIGURATION SELECT FUNCTION TABLE

Inputs					
FB_DIV Feedback Divide					
0	÷20 (default)				
1 ÷24					

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>CC</sub> 4.6V

Inputs,  $V_L$  -0.5V to  $V_{CC}$  + 0.5V

Outputs, I<sub>o</sub>

Continuous Current 50mA Surge Current 100mA

Package Thermal Impedance,  $\theta_{JA}$  92.4°C/W (0 mps) Storage Temperature,  $T_{STG}$  -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{CC} = V_{CCO\_A}, V_{CCO\_B} = 3.3V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>cc</sub>	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>CCA</sub>	Analog Supply Voltage		V <sub>cc</sub> - 0.12	3.3	V <sub>cc</sub>	V
$V_{CCO\_A}, V_{CCO\_B}$	Output Supply Voltage		3.135	3.3	3.465	V
I <sub>EE</sub>	Power Supply Current			125		mA
I <sub>CCA</sub>	Analog Supply Current			12		mA

Table 4B. LVCMOS / LVTTL DC Characteristics,  $V_{CC} = V_{CCO\_A} = V_{CCO\_B} = 3.3V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Vol	tage		2		V <sub>cc</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage			-0.3		0.8	V
	Input	FB_SEL, SELA1, SELB0	$V_{CC} = V_{IN} = 3.465V$			150	μΑ
I'IH	High Current	SELA0, SELB1	$V_{CC} = V_{IN} = 3.465V$			5	μΑ
	Input	FB_SEL, SELA1, SELB0	$V_{CC} = 3.465V, V_{IN} = 0V$	-5			μΑ
¹ı∟	Low Current	SELA0, SELB1	$V_{CC} = 3.465V, V_{IN} = 0V$	-150			μΑ

Table 4C. LVPECL DC Characteristics,  $V_{CC} = V_{CCO\_A} = V_{CCO\_B} = 3.3V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>cco_x</sub> - 1.4		V <sub>CCO_X</sub> - 0.9	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>cco_x</sub> - 2.0		V <sub>cco_x</sub> - 1.7	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6		1.0	V

NOTE 1: Outputs terminated with 50  $\Omega$  to V  $_{\text{cco x}}$  - 2V.

TABLE 5. CRYSTAL CHARACTERISTICS

Parameter		Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation			ı	Fundamental		
Frequency	FB_SEL = ÷20		28	31.25	35	MHz
	FB_SEL = ÷24		23.33	26.04166	29.167	MHz
Equivalent Series	s Resistance (ESR)				50	Ω
Shunt Capacitance					7	pF
Drive Level					1	mW

NOTE: Characterized using an 18pF parallel resonant crystal.

Table 6. AC Characteristics,  $V_{\text{CC}} = V_{\text{CCO\_A}}, V_{\text{CCO\_B}} = 3.3V \pm 5\%, T_{\text{A}} = 0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
		Output Divider = ÷1	490		680	MHz
f	Output Frequency Range	Output Divider = ÷2	245		340	MHz
T <sub>OUT</sub>	Output Frequency hange	Output Divider = ÷4	122.5		170	MHz
		Output Divider = ÷5	98		136	MHz
4-1-(-)	Outrat Oleans NOTE 4 0	Outputs @ Same Frequency		20		ps
tsk(o)	Output Skew; NOTE 1, 3	Outputs @ Different Frequencies		30		ps
		625MHz (1.875MHz - 20MHz)		0.4		ps
tjit(∅)	RMS Phase Jitter (Random);	312.5MHz (1.875MHz - 20MHz)		0.5		ps
ן ווונט)	NOTE 2	156.25MHz (1.875MHz - 20MHz)		0.5		ps
		125MHz (1.875MHz - 20MHz)		0.6		ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%		300		ps
odo	Output Duty Cycle	SELx[1:0] = 00		50		%
odc	Output Duty Cycle	SELx[1:0] ≠ 00		50		%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions."


NOTE 1: Defined as skew between outputs at the same supply voltages and with equal load conditions.

Measured at the output differential cross points.


NOTE 2: Please refer to the Phase Noise Plots.


NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

# Typical Phase Noise at 625MHz




# PARAMETER MEASUREMENT INFORMATION







### 3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT



# OUTPUT SKEW



#### **RMS PHASE JITTER**



### OUTPUT RISE/FALL TIME

# OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

# **APPLICATION INFORMATION**

#### Power Supply Filtering Techniques

As in any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The ICS843242 provides separate power supplies to isolate any high switching noise from the outputs to the internal PLL.  $V_{\rm CC},\,V_{\rm CCA},\,V_{\rm CCO\_A}$  and  $V_{\rm CCO\_B}$  should be individually connected to the power supply plane through vias, and 0.01µF bypass capacitors should be used for each pin. Figure 1 illustrates this for a generic  $V_{\rm CC}$  pin and also shows that  $V_{\rm CCA}$  requires that an additional10 $\Omega$  resistor along with a 10µF bypass capacitor be connected to the  $V_{\rm CCA}$  pin.




FIGURE 1. POWER SUPPLY FILTERING

#### **CRYSTAL INPUT INTERFACE**

The ICS843242 has been characterized with 18pF parallel resonant crystals. The capacitor values shown in *Figure 2* below were determined using a 31.25MHz or 26.041666MHz

18pF parallel resonant crystal and were chosen to minimize the ppm error.




FIGURE 2. CRYSTAL INPUT INTERFACE

#### LVCMOS TO XTAL INTERFACE

The XTAL\_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 3*. The XTAL\_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS inputs, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output

impedance of the driver (Ro) plus the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be  $100\Omega$ . This can also be accomplished by removing R1 and making R2  $50\Omega$ .




FIGURE 3. GENERAL DIAGRAM FOR LVCMOS DRIVER TO XTAL INPUT INTERFACE

# RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

#### INPUTS:

#### CRYSTAL INPUTS

For applications not requiring the use of the crystal oscillator input, both XTAL\_IN and XTAL\_OUT can be left floating. Though not required, but for additional protection, a  $1 k\Omega$  resistor can be tied from XTAL\_IN to ground.

#### LVCMOS CONTROL PINS

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### **OUTPUTS:**

#### LVPECL OUTPUTS

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

### **TERMINATION FOR 3.3V LVPECL OUTPUTS**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are

designed to drive  $50\Omega$  transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. Figures 4A and 4B show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 4A. LVPECL OUTPUT TERMINATION




FIGURE 4B. LVPECL OUTPUT TERMINATION

#### SCHEMATIC LAYOUT

Figure 5 shows an example of ICS843242 application schematic. In this example, the device is operated at  $V_{\rm cc}$  = 3.3V. The 18pF parallel resonant 25MHz crystal is used. The C1 = 27pF and C2 = 33pF are recommended for frequency accuracy. For different

board layout, the C1 and C2 may be slightly adjusted for optimizing frequency accuracy. Two examples of LVPECL termination are shown in this schematic. Additional termination approaches are shown in the LVPECL Termination Application Note.




FIGURE 5. ICS843242 SCHEMATIC EXAMPLE

# POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS843242. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS843242 is the sum of the core power plus the power dissipated in the load(s).

The following is the power dissipation for  $V_{cc} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.465V \* 125mA = 433mW
- Power (outputs)<sub>MAX</sub> = 30mW/Loaded Output pair
   If all outputs are loaded, the total power is 2 \* 30mW = 60mW

Total Power MAX (3.465V, with all outputs switching) = 433mW + 60mW = 493mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS<sup>™</sup> devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{\text{\tiny M}}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{\text{\tiny JA}}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 92.4°C/W per Table 7 below.

Therefore, Ti for an ambient temperature of 70°C with all outputs switching is:

 $70^{\circ}\text{C} + 0.493\text{W} * 92.4^{\circ}\text{C/W} = 115.5^{\circ}\text{C}$ . This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

### Table 7. Thermal Resistance $\theta_{_{JA}}$ for 16-pin TSSOP, Forced Convection

# $\theta_{_{\mathrm{JA}}}$ by Velocity (Meters per Second)

0 1 2.5

Multi-Layer PCB, JEDEC Standard Test Boards 92.4°C/W 88.0°C/W 85.9°C/W

#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 6.




FIGURE 6. LVPECL DRIVER CIRCUIT AND TERMINATION

To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{cco}$  – 2V.

• For logic high, 
$$V_{OUT} = V_{OH\_MAX} = V_{CCO\_MAX} - 0.9V$$

$$(V_{CCO\_MAX} - V_{OH\_MAX}) = 0.9V$$

• For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{CCO\_MAX} - 1.7V$ 

$$(V_{CCO\_MAX} - V_{OL\_MAX}) = 1.7V$$

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd\_H = [(V_{\text{OH\_MAX}} - (V_{\text{CCO\_MAX}} - 2V))/R_{\perp}] * (V_{\text{CCO\_MAX}} - V_{\text{OH\_MAX}}) = [(2V - (V_{\text{CCO\_MAX}} - V_{\text{OH\_MAX}}))/R_{\perp}] * (V_{\text{CCO\_MAX}} - V_{\text{OH\_MAX}}) = [(2V - 0.9V)/50\Omega] * 0.9V = 19.8mW$$

$$Pd\_L = [(V_{OL\_MAX} - (V_{CCO\_MAX} - 2V))/R_{L}] * (V_{CCO\_MAX} - V_{OL\_MAX}) = [(2V - (V_{CCO\_MAX} - V_{OL\_MAX}))/R_{L}] * (V_{CCO\_MAX} - V_{OL\_MAX}) = [(2V - 1.7V)/50\Omega] * 1.7V = 10.2mW$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 30mW

# RELIABILITY INFORMATION

Table 7.  $\theta_{_{JA}} \text{vs. Air Flow Table for 16 Lead TSSOP}$ 

θ <sub>JA</sub> by Velocity (Meters per Second)					
Multi-Layer PCB, JEDEC Standard Test Boards	<b>0</b> 92.4°C/W	<b>1</b> 88.0°C/W	<b>2.5</b> 85.9°C/W		
Multi-Layer FOB, SEDEO Standard Test Boards	32.4 O/VV	00.0 C/VV	05.9 C/VV		

### TRANSISTOR COUNT

The transistor count for ICS843242 is: 3751

#### PACKAGE OUTLINE - G SUFFIX FOR 16 LEAD TSSOP




TABLE 8. PACKAGE DIMENSIONS

SYMBOL	Millimeters			
STIVIBUL	Minimum	Maximum		
N	16			
А		1.20		
A1	0.05	0.15		
A2	0.80	1.05		
b	0.19	0.30		
С	0.09	0.20		
D	4.90	5.10		
E	6.40 BASIC			
E1	4.30	4.50		
е	0.65 BASIC			
L	0.45	0.75		
α	0°	8°		
aaa		0.10		

Reference Document: JEDEC Publication 95, MO-153

### FEMTOCLOCKS™ CRYSTAL-TO-3.3V LVPECL FREQUENCY SYNTHESIZER

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
843242AG	843242AG	16 Lead TSSOP	tube	0°C to 70°C
843242AGT	843242AG	16 Lead TSSOP	2500 tape & reel	0°C to 70°C
843242AGLF	TBD	16 Lead "Lead-Free" TSSOP	tube	0°C to 70°C
843242AGLFT	TBD	16 Lead "Lead-Free" TSSOP	2500 tape & reel	0°C to 70°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Incorporated (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature ranges, high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

# Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

#### For Sales

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT

#### For Tech Support

netcom@idt.com +480-763-2056

# **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800-345-7015 (inside USA) +408-284-8200 (outside USA)

