

# XC2318/L HardWire™ Array Family

# **Product Specification**

### **Features**

- Mask-programmed version of Xilinx Field Programmable Gate Arrays (FPGA)
  - Cost reduction for high volume applications
  - Transparent conversion from FPGA device
  - On-chip scan path test latches
  - High Performance CMOS process
  - 70 MHz flip-flop toggle rate
  - 5 volt and 3.3 volt operation
- Easy conversion from Programmable FPGA
  - Architecturally identical to Programmable FPGA
  - Pin and performance compatible
  - Same specifications as Programmable FPGA
  - Supports daisy-chained configuration
  - Test program automatically generated
- Flexible High-Performance Architecture
  - User-definable I/O functions
  - 100% factory tested
  - Low-power CMOS technology
  - Complete development system support

# **Description**

The Xilinx Logic Cell Array family provides a group of high-performance, high-density digital integrated circuits. Their regular, extendable, flexible architecture is composed of three types of configurable elements: a perimeter of IOBs, a core array of CLBs and circuitry for interconnection. The general structure of a Logic Cell Array device is shown in Figure 1.

The Xilinx XC2318 HardWire Array device is a mask programmed version of the Xilinx XC2018 and XC2064 FPGA. In high-volume applications where the design is stable, the FPGAs used for prototyping and initial production can be replaced by their HardWire array equivalents. This offers a significant cost reduction with virtually no risk or engineering resources required.

In an FPGA device the logic functions and interconnections are determined by the configuration program data loaded and stored in internal static memory cells. The HardWire LCA architecture identical to the FPGA it replaces. All CLBs, IOBs, interconnect topology, power distribution and other elements the same. In the HardWire array the memory cells and the logic they control are replaced by metal connections. Thus the HardWire array is a semicustom device manufactured to provide a customer specific function, yet is completely compatible with the FPGA device it replaces.

Xilinx manufactures the HardWire Array using information from the FPGA design file. Since the HardWire Array device is both pinout and architecturally identical with the FPGA, it is easily created without the need for all the costly and time-consuming engineering activities which other semicustom solutions would require. No redesign time; no expensive and time consuming simulation runs; no place and route; no test vector generation. The combination of the Programmable and HardWire Array products simply offer the fastest and easiest way to get your product to market, and ensures a subsequent low-cost, low-risk high-volume cost reduction path.

### **Electrical Characteristics**

The XC2318 HardWire Array family is form, fit and function compatible with the XC3000 FPGA family.

Table 1. Summary of HardWire Product Availability For the XC2000 Family

HardWire	Replacement for	Total	Maximum	Packages						
Device	Pin-Compatible Programmable	Available Gates	Flip-Flop Toggle		VQFP	PL	PLCC		PQFP	
	Device		Frequency	Pins	64	68	84	64	100	100
XC2318/L	XC2018, XC2064	1800	70 MHz	I/Os	54	58	74	54	74	74

Accordingly, all XC2318 HardWire devices meet the electrical specifications of the respective XC2000 FPGA device for the -100 Speed Grade. For specific data, please see the XC2000 section of the Xilinx Programmable Logic Data Book. Absolute Maximum Ratings, Operating Conditions, DC Characteristics and Switching Characteristics of the -100 Speed Grade of the appropriate device type apply.

## **Architecture**

As shown in Figure 1, the HardWire Array has the same architecture as the FPGA it replaces. The perimeter of I/O Blocks (IOBs) provides an interface between the internal logic array and the device package pins. The array of Configurable Logic Blocks (CLBs) performs user-specified logic functions. The interconnect resources are programmed to form networks carrying logic signals among blocks, analogous to printed circuit board traces connecting SSI/MSI packages.

The logic functions of the blocks are implemented by lookup tables. Functional options are implemented by userdefined multiplexers. Interconnecting networks between blocks are implemented with user-defined fixed metal connections.




Figure 1. Logic Cell Array Structure

### I/O Block

Each user-defined IOB (shown in Figure 2) provides an interface between the external package pin of the device and the internal user logic. The IOB is identical with that used in the FPGA. There are a wide variety of I/O options available to the user.


## Summary of I/O Options

- Inputs
  - Direct/Flip-flop
  - CMOS/TTL threshold (chip inputs)
  - Pull-up resistor/open circuit
- Outputs
  - · 3-state/on/off
  - 3-state/output enable (inverse)

# **Configurable Logic Block**

The array of Configurable Logic Blocks (CLBs) provides the functional elements from which the user's logic is constructed. The logic blocks are arranged in a matrix within the perimeter of IOBs. The XC2318 has 100 such blocks arranged in 10 rows and 10 columns.

The configurable logic block is identical to that used in the XC2000 family of FPGA devices. Each configurable logic block has a combinatorial logic section, a storage element, and an internal routing and control section. Each CLB has four general-purpose inputs: A, B, C and D; and a special clock input (K), which may be driven from the interconnect adjacent to the block. Each CLB also has two outputs, X and Y, which may drive interconnect networks. Figure 3 shows the resources of a Configurable Logic Block.



**Figure 2. Input/Output Block.** Each IOB includes an input storage element and I/O options pre-defined by the user. Passive pull-up can only be enabled on inputs, not on outputs. All user inputs are selectable for TTL or CMOS thresholds.




Figure 3. Configurable Logic Block

### Interconnect

User-defined interconnect resources in the Logic Cell Array provide routing paths to connect inputs and outputs of the I/O and logic blocks into logic networks. Interconnections between blocks are composed from a two-layer grid of metal segments. The XACT development system provides automatic routing of these interconnections. The inputs of the IOBs and CLBs are multiplexers that are defined to select an input network from the adjacent interconnect segments.

Three types of metal resources are provided to accommodate various network interconnect requirements:

- General Purpose Interconnect
- Direct Connection
- Long Lines

The topology of all these interconnect resources is identical with that of the FPGA, but the speed of the interconnect paths is significantly faster (since all interconnections are fixed metal connections).

# Configuration and Start-Up

The start-up sequence of the XC2318 HardWire Array is generally similar to that of the XC2000 FPGA. However, there are some differences which need to be considered before using the HardWire device in a socket designed for the programmable part. While the XC2318 does not require the loading of configuration data, it does support certain configuration modes.


### Configuration

The XC2318 HardWire device can be used stand-alone or in a daisy chain with other arrays. It does not produce CCLKs, and therefore cannot operate in Master Mode. Peripheral Mode is also not supported.

Example 1. As a stand alone HardWire Array.

Н

Example 2. As a daisy chain of all HardWire Arrays.



Example 3. As a HardWire Array or programmable slave in a daisy chain with a Programmable device as a master.

Figure 4.

A HardWire device will not "swallow" its own configuration data. If the appropriate mask option is selected, whatever configuration bits are fed into the DIN pin will appear on the DOUT pin after a delay. If not, DOUT will be held in a high impedance state. In any case where a HardWire Array device is ahead of a FPGA in a daisy chain (as in example 3 shown below) the configuration data will need to be modified. (See Mask Options Applications Note page 5-3 for further information).

### Start-up Sequence

The XC2318 HardWire Array start-up sequence has a number of differences from that of the XC2000 FPGAs. An internal power-on-reset circuit is triggered when power is applied. When  $V_{CC}$  reaches the voltage at which portions of the array begin to operate, the device enters a time-out period. During the time-out period the I/O buffers are disabled and a high-impedance pull-up resistor is provided for the user I/O pins. The length of this time-out period is user-defined to be either 64  $\mu s$  or 16 ms.

The  $64\,\mu s$  period is used for a rapid reset cycle; the  $16\,m s$  period emulates the power-on sequence of an FPGA device.

After the time-out period the D/P pin will be released. When it goes High the I/O pins become active immediately, and the HDC and LDC pins become inactive. The time-out period can be extended by holding the D/P pin Low. If the XC2318 is in a daisy chain with FPGAs all the D/P pins should be tied together. This will ensure a synchronous start-up of all devices in the chain.

X7117

### **Performance**

The single parameter which most accurately describes the overall performance of the Logic Cell Array is the maximum toggle rate for a logic block storage element configured as a toggle flip-flop. The configuration for determining the toggle performance of the Logic Cell Array is shown in Figure 5. The clock for the storage element is provided by the global clock buffer and the flip-flop output Q is fed back through the combinatorial logic to form the data input for the next clock edge.




Figure 5. Logic Block Configuration for Toggle Rate Measurement

Actual array performance is determined by the timing of critical paths, including the timing for the logic and storage elements in that path and the timing of the associated interconnect. HardWire logic block performance is equal to or slightly faster than the equivalent FPGA device, while the interconnect performance is significantly faster.

All HardWire devices are specified and tested for operation at the fastest equivalent FPGA speed available at the time the HardWire device is introduced. For the XC2318, this means all parts are guaranteed to the -70 speed grade. Since the finished HardWire array product is customized for a specific customer and application, speed grading is not available.

### **Power**

Power for the HardWire array is distributed through a grid to achieve high noise immunity and isolation between logic and I/O. Inside the array, dedicated  $V_{CC}$  and ground rings surround the logic array and provide power to the I/O drivers. (See Figure 6.) An independent matrix of  $V_{CC}$  and ground lines supplies the interior logic of the device. This power distribution grid provides a stable supply and ground for all internal logic, providing the external package power pins are all connected and appropriately decoupled. Typically a 0.1  $\mu$ F capacitor connected near the  $V_{CC}$  and ground pins will provide adequate decoupling.

Output buffers capable of driving the specified 4 mA loads under worst-case conditions may be capable of driving 25 to 30 times that current in a best case. Noise can be reduced by minimizing external load capacitance and reducing simultaneous output transitions in the same direction. It may also be beneficial to locate heavily loaded output buffers near the ground pads.




Figure 6. LCA Power Distribution.

### 3 V/5 V Considerations

The XC2300 HardWire Array can operate either as 5 volt only, or as a 5 volt tolerent 3.3 volt device (part number XC2300L).

Table 2. 5 Volt and 3.3 Volt Operation

		5 Volt O	peration		3.3 Volt Operation				
	Vil (max)	Vih (min)	Vol (max)	Voh (min)	Vil (max)	Vih (min)	Vol (max)	Voh (min)	
XC2300	0.80	2.00	0.40	2.40	0.80	2.00	0.40	2.40	

X7118

# HardWire Array Testability

The HardWire Array products contain significant on-chip logic to facilitate manufacturability and testing. This logic, combined with Xilinx's internal Automatic Test Generation (ATG) software, assures 100% functionality. In fact, the HardWire Array can be 100% functionally tested by Xilinx without the need for customer generated test vectors (as is required with custom gate arrays).

This section examines the two basic block structures and the special test circuitry in the HardWire Array.

### **Test Architecture**

The HardWire Array contains two types of internal blocks: the Input/Output Block (IOB) and the Configurable Logic Block (CLB). To accomplish 100% functional testing, special test circuitry is designed into the device. This circuitry allows testing of each block (CLB and IOB) in a synchronized procedure known as "Scan Test". Special dedicated test latches (called TBLKs) are included on all HardWire devices. They are completely transparent to the normal operation of the circuit. Scan testing allows the contents of all internal flip-flops

to be serially shifted off-chip, and for Xilinx generated test vectors to be shifted into the device, thus enabling all flip-flops to be initialized to any desired state.

These special dedicated test latches are placed into each CLB and IOB. Each CLB has four internal test latches, (placed at the CLB outputs), while each IOB contains four test latches (placed at the IOB inputs) as shown in Figures 7 and 8. The placement of these test latches is very important, since each CLB output or IOB input can fanout to multiple destinations. All sources and destinations of logic blocks come from other logic blocks. Therefore, this placement of the latches provides complete access to all nets and synchronized control of all CLBs and IOBs.

The test latches are connected into a daisy chain which passes through every flip-flop in the array. Figure 9 shows an overview of the scan path. The path begins at the Scan In pin, sequences through each CLB, then through the IOBs, and finally exits at the Scan Out pin. This scan path can be seen in more detail in Figure 10, which shows the precise sequence with which the CLB and IOB internal test latches are loaded or read.




Figure 7. HardWire CLB Test Latch Locations




Figure 8. HardWire IOB Test Latch Location




Figure 9. Scan Path Overview




Figure 10. Detailed Scan Path

The internal architecture of a TBLK is shown in Figure 11. In the normal operation mode of the HardWire array, SW1 is in position A and all the test latches are bypassed completely. The HardWire Array device is set into Test Mode (SW1 = position B) by Xilinx ATG software. This software inputs unique conditions on several control pins while serially loading a "password" into the device. For this reason, it is not possible for a customer design to inadvertently place the HardWire Array into Test Mode. When SW1 is in position B (Test Mode) all the latches can receive data from either the CLB output or the previous latch in the daisy chain (SQn).

Synchronized together by a special test clock, all the test latches operate in two phases. The first phase serially loads all the latches to place a specific vector at the inputs of the logic block to be tested. The second phase is a parallel load of all latches, storing the expected output data of the logic block being tested (SW2 = A). At this point testing returns to phase one and serially clocks out the results, while simultaneously clocking in a new input vector.




Figure 11. TBLK Block Diagram

### **Scan Test**

To see how scan testing can be used to provide complete functional test coverage, consider the logic shown in Figure 12. This diagram shows a CLB (CLB2) with two inputs being driven by two different CLBs and the other two inputs being driven by two different IOBs. If we apply every possible combination of inputs to CLB2 and all expected output conditions are met, then CLB2 has been 100% functionally tested. The input conditions applied also include any register control signals (such as Clock, Reset, or Clock Enable). The same procedure is used for testing IOBs.

Looking again at Figure 12, CLB2 is tested by first serially loading the X output latches of CLB1 and CLB3 and the input latches of IOB1 and IOB2. Note that the latches on CLB2's outputs are also loaded in this first phase. Not all CLBs and IOBs can be tested at once, due to signal

dependencies. To position the correct data into the latches all unused latches still need "don't cares" loaded. Regardless of which CLBs and IOBs are being tested by a particular scan vector, the complete scan path is always shifted in and out for testing and verification. The state of CLB2's output latches will be opposite to their expected results in phase two. This guarantees that CLB2's input data changed the state of its output latches and therefore, is current data.

CLB or IOB data registers using a synchronous or asynchronous clock are not a problem during this special test mode. All customer-used registers are clock inhibited during the phase one load. The inhibit of register clocking is accomplished by logically "ANDing" the register clocks with the global inhibit control line.

The test vectors needed to perform this thorough testing are created by Xilinx. No additional effort or engineering time is required from the user to ensure proper device performance. The customer design file used to create the HardWire Array is used in conjunction with specially developed Xilinx Automatic Test Generation software. This creates the complete set of test vectors required to perform 100% functional testing. This software creates the data for all possible input conditions and corresponding output data for each CLB and IOB used in the customer design. This data is then compiled into the test vectors used to perform the actual testing.




Figure 12. Four Input CLB (CLB2) Driven by Two Different CLB Outputs and Two different IOB Outputs




Figure 13. XC2318 Scan Test Example



The following vectors and comments show the testing of one input condition (input A of the CLB under test).

SCAN CLOCK	SCAN IN	SCAN OUT	GLOBAL CLOCK	COMMENTS
С	1	Х	Х	Load a 1 into Scan In pin, knowing it will be positioned in latch #1, input B. The global clock is inhibited and the scan out data are "don't cares".
С	1	X	X	Load a 1 into Scan In pin for input A.
C	Х	Х	Χ	Load a "don't care" (0 or 1) into latch #3, not used.
С	0	Х	X	Load a 0 into latch $\#4$ , expecting the X output to be a 1 after phase two.
С	0	Х	X	Load a 0 into latch $\#5$ , expecting the Y output to be a 1 after phase two.
С	0	Х	X	Load a 0 into Scan $\#6$ , expecting the register output to be a 1 after phase two.
At this p	ooint al	l the	latches are	e loaded. Enter phase two by changing the control pin (not shown here).
0	Х	Х	С	Clock the data register after entering phase two. Now the register data is current but Latch $\#6$ still has a 0 inside.
С	Х	Х	0	Load all the latches with their functional results.
	y verify			n to phase one and load the next set of input data, while simulpin. We expect to see latches 4, 5, and 6 with ones as we scan
С	1	Х	X	Load a 1 into Scan In pin, knowing it will be positioned in latch #1, input B.
				The global clock is inhibited and the first three Scan Out data are "don't cares".
С	0	X	X	Load a 0 into Scan In pin for input A. This is the difference from the first load.
C	Х	Х	Χ	Load a "don't care" into latch #3, not used.
С	1	1	X	Load a 1 into latch $\#4$ , expecting the X output to be a 0 after phase two (input $A = 0$ ).
				The Scan Out pin will be showing the results of latch 4 from the previous load.
С	0	1	X	Load a 0 into latch $\#5$ , expecting the Y output to be a 1 after phase two.
				The Scan Out pin shows latch 5 results.
С	0	1	X	Load a 0 into latch $\#6$ , expecting the register output to be a 1 after phase two.

Figure 14. Sample Test Vectors for XC2318 Simple Design Example

Scan Out pin shows latch 6 results.

CONFIGURATION								
MODE	CONFIGURATION	64	68	84			LISER	
GND	1 1		ı					
9   2   2   14   16	MODE	VGII	1 200	1 200		VQFP		
*** CHIGHS***  *** CHIGHS***  *** CHIGHS***  *** CHIGHS**  *** CHIGHS**	GND	8	1	1		13	GND	
CHIGH>>   CHIGH>   CHIGH		9	2	2		14		
10 3 3 5 1 17   17   18   10   11   14   16   18   11   11   14   16   18   19   19   11   12   15   7   19   11   14   7   9   21   16   8   10   22   16   18   11   13   27   19   19   12   14   29   20   13   15   30   30   22   16   19   35   20   36   18   34   34   40   40   40   40   40   40								
11								
Cachighas   12   5   7   19   13   14   7   9   21   14   7   9   21   15   8   10   22   16   9   11   23   16   9   11   23   17   17   10   12   26   26   20   25   20   25   25   25   25   25				_				
12   5	NO ALUBUS ON	11	4	6		18	1/0	
14		12	5	7			[	
15 6 8 10   22   16 6 9 11   23   16 6 9 11   23   17   10   12   26   PWR DWN   17   10   12   26   PWR DWN   18   11   13   27   19   12   14   29   20   13   15   30   32   20   13   15   30   32   22   16   19   35   35   22   16   19   35   22   16   19   35   22   16   19   35   22   17   21   37   21   37   22   37   21   37   21   37   25   39   26   22   4   40   26   22   4   40   26   22   4   40   26   22   6   42   1/0   26   42   1/0   26   42   1/0   26   42   1/0   26   42   1/0   27   21   27   43   28   24   45   28   22   28   45   28   22   28   45   28   22   28   45   28   22   28   45   28   22   28   45   28   22   28   45   28   22   28   45   28   22   28   45   30   48   30   30   30   30   30   30   30   3	_	13	6	8		20		
PWRDWN   16   9	_		7					
PWRDWN_III	_	15	8		$\sqcup$	22		
18   11   13   27     19   12   14   29     20   13   15   30     14   16   32     17   18   19   31     18   19   19   11     19   12   14   29     10   14   16   32     11   18   34     22   16   19   35     22   16   19   35     23   17   21   37     Vcc   24   16   22   38     24   24   40     25   19   23   39     26   27   21   27   43     28   22   28   45     29   23   29   47     30   24   30   48     MO (LOW or HIGH)   32   26   32   51     MO (LOW or HIGH)   32   25   31   49   Mf (LOW or HIGH)     33   27   33   53     HDC (HIGH)   34   28   35   55     LDC (LOW)   36   30   36   56     37   31   37   57     38   32   38   58     39   39   59     40   34   16   61     40   34   41   61     41   35   43   63     GND   41   35   43   63     GND   41   35   43   63     GND   44   39   49   69     40   40   40   70     45   41   51   71     46   42   52   72     47   43   53   73   73     A1   57   79     CHIGHS   48   48   44   64     42   36   45   65     43   36   47   67     44   64   64     44   39   49   69     40   50   70     45   41   51   71     46   42   52   72     47   43   53   73   73     A1   57   79     55   48   56   77   78     FROG (I)   59   59     59   59   59   59     50   46   56   78     50   47   57   79     50   48   68   90     51   47   57   79     51   47   57   79     DUN (I)   62   68   72   97     DUN (I)   62   68   72   97     DUN (I)   62   68   72   97     DUN (I)   64   60   74   99     CCLK (I)   64   60   74   78   60     60   67   81   99     60   60   68   70   73   98     CCHIGHS   56   56   79   79     CCHIGHS   56   56   79   79     CCHIGHS   56   56   79   79     CCHIGHS   56   57   79     CCHIGHS   56   56   79   79     CCHIGHS   56   56   79   79     CCHIGHS   56   56   79   79     CCHIGHS   56   56   60   60     60   67   81   99     60   60   68   70     60   60   68   70     70   70   70   70     70   70				_		23		
19 12 14	PWRDWN (I)		_		$\sqcup$		PWR DWN	
20   13   15   30   32   32   33   34   35   36   36   36   36   36   36   36			_					
<	-		_		$\sqcup$			
< <th>         21         15         17         33         VO           22         16         19         36         34         22         16         19         36         37           VCC         24         18         22         38         VCC         25         19         23         39         24         40         26         22         28         44         40         22         28         22         28         45         22         28         45         22         28         45         22         28         45         22         28         45         22         28         45         22         28         45         22         28         45         22         28         45         22         28         32         39         47         30         24         30         48         48         48         48         48         48         48         48         38         32         38         53         35         35         35         35         30         36         36         36         36         36         36         36         36         36         36         36         36         <td< td=""><td>_</td><td>20</td><td></td><td></td><td><math>\vdash</math></td><td></td><td></td></td<></th>	21         15         17         33         VO           22         16         19         36         34         22         16         19         36         37           VCC         24         18         22         38         VCC         25         19         23         39         24         40         26         22         28         44         40         22         28         22         28         45         22         28         45         22         28         45         22         28         45         22         28         45         22         28         45         22         28         45         22         28         45         22         28         45         22         28         32         39         47         30         24         30         48         48         48         48         48         48         48         48         38         32         38         53         35         35         35         35         30         36         36         36         36         36         36         36         36         36         36         36         36 <td< td=""><td>_</td><td>20</td><td></td><td></td><td><math>\vdash</math></td><td></td><td></td></td<>	_	20			$\vdash$		
	200.							
	< <high>&gt;</high>	21	15		$\vdash$		1 1/0	
23   17   21   37								
23   17   21   37		22	16		$\vdash$			
VCC			4	_				
25	Mr				$\vdash\vdash$		1/	
<ul> <li>&lt;=         HIGH&gt;&gt;         26         25         26         42         40         26         42         42         27         21         27         43         28         22         28         45         29         23         29         47         43         30         24         30         48         29         23         29         47         30         44         30         48         47         30         44         40         44         49         M1 (LOW or HIGH)         32         26         32         51         M0 (LOW or HIGH)         32         26         32         51         M0 (LOW or HIGH)         34         28         34         55         LDC (LIGH)         34         28         35         55         LDC (LOW)         36         30         36         56         60         40         37         31         37         31         37         31         37         37         37         37         37         37         37         37         37         37         37         37         37         37         37         44         66         40         39         59         59         59         60         40         39         59         59         60         40         37         46         66         66         45         67         70</li></ul>	VCC				$\vdash \vdash$		vcc vcc	
26	-	25	19	_	$\vdash$		1	
≪HIGH>>         27         21         27         43           28         22         28         45           28         23         29         47           30         24         30         48           M0 (LOW or HIGH)         32         26         32         51           MD (LOW or HIGH)         32         26         34         54           ***seHIGH>         34         28         34         54           ***seHIGH>         35         29         35         55           LDC (LOW)         36         30         36         56           ***seHIGH>         34         28         34         54           ***seHIGH>         35         29         35         55           LDC (LOW)         36         30         36         56           ***seHIGH>         39         59         59           ***seHIGH>         41         61         60           ***seHIGH>         41         61         66           ***seHIGH>         42         36         45         63           ***seHIGH>         44         64         64         64         66 <td< td=""><td>                                     </td><td></td><td>00</td><td></td><td><math>\vdash \vdash \vdash</math></td><td></td><td>1</td></td<>			00		$\vdash \vdash \vdash$		1	
27   21   27   43     28   22   28   45     29   23   29   47     30   24   30   48     M1 (LOW or HIGH)   32   26   32   51     M0 (LOW or HIGH)   34   28   34   54     Selfights   35   29   35   55     LDC (HIGH)   34   28   34   54     Selfights   36   29   35   55     LDC (LOW)   36   30   36   56     37   31   37   57     Columb   39   33   40   60     41   35   43   63   60     41   35   43   63   63     GND   41   35   43   63     GND   41   35   43   63     GND   41   35   43   63     GND   44   38   47   67     CelliGH>   44   64     42   36   45   65     37   46   66     43   38   47   67     64   66   65     70   70     45   41   51   71     46   42   52   72     47   43   53   73   XTL2 OR I/O     51   47   57   79     52   48   58   80     CelliGH>   59   62     53   49   60   84     For a columb   60   80     CelliGH>   59   62     55   51   63   87     VCC   56   52   64   88     Columb   60   70     Columb   62   58   72   97     DOUT (O)   63   59   73   98     CCLK (I)   64   60   74   99   CCLK (I)     CelliGH>   66   78   79     CelliGH>   70   79     CelliGH>   70   70     Columb   71   72     Columb   71   73   74     Columb   71   74     Columb   72   74     Columb   73   74     Columb   74   75     Columb   75   75     Colu	LOSS SALIONS	26	20		$\vdash$		1/2	
28   22   28   45     29   23   29   47     30   24   30   48     MS (LOW OF HIGH)   32   26   32   51     MO (LOW or HIGH)   32   26   32   51     MO (LOW or HIGH)   34   28   34   54     scellGh>>   35   29   35   55     LDC (LOW)   36   30   36   56     37   31   37   57     38   32   38   58     SS   29   35   55     LDC (LOW)   36   30   36   56     37   31   37   57     38   32   38   58     scellGh>>   39   59     39   33   40   60     40   34   41   61     42   36   45   65     37   45   66     43   38   47   67     scellGh>>   48   68     44   39   49   69     40   50   70     45   41   51   71     46   42   52   72     47   43   53   73   XTL2 OR I/O     48   44   54   75   RESET     DONE (O)   49   45   55   77   PROG (I)     50   46   56   78   XTL1 OR I/O     51   47   57   79     52   48   58   80     54   50   62   86     55   51   63   87     VCC   56   52   64   88   VCC     57   53   65   69     58   54   66   90     SOUTHIGH)   62   58   72   97     DOUT (C)   63   59   73   98     CCLK (I)   64   60   74   99   CCLK (I)     50   66   67   81   99     50   66   67   81   99     50   66   67   81   99     50   66   67   81   99     50   56   66   80   8     6   67   81   99     50   50   50   60   80     6   67   81   99     50   50   50   60   80     6   67   81   99     50   50   50   60   80     6   67   81   99     50   50   50   60   80     6   67   81   99     50   50   50   60   80     6   67   81   99     50   50   50   60   80     6   67   81   99     50   50   50   60   80     6   67   81   99     50   50   50   60   80     6   67   81   99     50   50   50   60   80     6   67   81   99     50   50   50   60   80     6   67   81   99     50   50   50   60   80     6   67   81   99     50   50   50   60     50   50   60   60     50   60   60   60     50   60   60   60     50   60   60   60     50   60   60   60     50   60   60   60     50   60   60   60     50   60   60     50   60   60     50   60   60     50   60   60     50   60   60     50   60   60     50   60   60     50	CONTRACTOR CONTRACTOR	07	04	_	$\vdash$		l "O	
29   23   29   47   30   48   48   30   48   30   24   30   48   30   24   30   48   31   25   31   49   M1 (LOW or HIGH)   M0 (LOW or HIGH)   32   26   32   51   M0 (LOW or HIGH)   33   27   33   53   53   45   45   45   45   45			_		$\vdash$		1	
30					$\vdash$		1	
MO (LOW or HIGH)   32   26   32   51   MO (LOW or HIGH)   32   26   32   51   MO (LOW or HIGH)   33   27   33   35   35   35   35   35   35   3			_	_	$\vdash\vdash$		1	
M0 (LCW or HIGH) 32 2 68 32 51 M0 (LCW or HIGH) 33 27 33 53 53 HDC (HIGH) 34 28 34 54 54 54 55 LDC (LOW) 36 30 36 56 56 37 7 PROG (I) 44 34 41 61 61 62 62 62 63 64 65 65 67 81 99 CGLK (I) 64 60 74 99 CGLK (I) 64 60 74 99 CGLK (I) 64 60 74 99 CGLK (I) 65 66 78 1 99 CGLK (I) 66 78 1 99 CGLK (II) 66 78 1 99 CGLK (III) 66 78 1 99 CGLK (IIII) 66 78 1 99 CGLK (IIIII) 66 78 1 99 CGLK (IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	(489-71-2088)		_		$\vdash \vdash$		MI /I OW or LICE	
HDC (HIGH)			_	_	$\vdash$			
HDC (HIGH)  34 28 34 54  54  55  <	WID (LOW UI HIGH)		_		$\vdash$		Mo (LOW or High)	
≪HIGH>>       35       29       35       55         LDC (LOW)       36       30       36       56       56         37       31       37       57       57       I/O         38       32       38       58       58       59       60       60       60       60       40       34       41       61       61       61       61       64       44       67       77       78       78       74       67       78       74       74       43       53       73       XTL2 OR I/O       77       78       78       78       78       78       78	LDC (HIGH)						1	
LDC (LOW)  36 30 36 56  37 31 37 57  38 32 38 58  39 59  39 59  39 59  40 60  40 34 41 61  61 42 62  GND  41 35 43 63 GND  44 36 45 65  37 46 66  43 38 47 67  44 43 9 49 69  44 43 9 49 69  44 54 151 71  46 42 52  77 PROG (I)  48 44 54 75  PROG (I)  48 58 80  48 68 80  49 69 82  40 50 84 I/O  41 61 85  40 66 88 80  41 66 89  41 67 91  42 62  44 88 44 54 75  45 65 79 71  DOUT (O) 63 59 73 98  CCLK (I)  61 61 75 71 96  DOUT (O) 63 59 73 98  CCLK (I)  66 67 81 99  CCHIGH>>  50 66 79 95  CCLK (I)  66 67 79 77  CCHIGH>>  50 66 79 95  CCLK (I)  66 67 79 77  CCHIGH>>  66 79 77  CCHIGH>>  66 79 77  CCLK (I)  66 67 79 79  CCLK (I)  67 67 91  48 94 69 80  CCLK (I)  68 80 88  68 67 71 75 68  CCLK (I)  68 80 88  68 67 71 75 68  CCLK (I)  68 80 88  68 67 71 75 68  CCLK (I)  68 80 88  68 67 71 75 68  CCLK (I)  68 80 88  68 67 71 75 68  CCLK (I)  68 80 88  68 67 71 75 75  CCLK (I)  68 80 88  68 19 92  10 83 111			_		$\vdash$		1	
SHIGH>> 37 31 37 57 57 38 38 32 38 58 58 58 39 33 40 60 60 40 34 41 61 61 42 62 62 62 63 64 56 65 64 66 67 81 90 CCLK (I) 64 60 74 64 75 67 67 67 67 67 67 67 67 67 67 67 67 67			_		Н		ł	
	200 (2011)		_				1/0	
	-		_		$\vdash$		l "~	
SHIGHS  39 33 40 60  40 34 41 61  41 35 43 63 GND  41 36 45 66  37 46 66  43 38 47 67  48 68  44 39 49 69  44 43 94 96  47 43 53 73 XTL2 OR VO  48 44 54 75 RESET  DONE (O) 49 45 55 77 PROG (I)  50 46 56 78 XTL1 OR VO  51 47 57 79  52 48 58 80  \$53 49 60 84  \$55 51 63 87  VCC 56 52 64 88  \$55 51 63 87  VCC 56 52 64 88 92  \$58 54 66 90  \$59 55 68 92  \$60 56 70 95  DIN (I) 62 58 72 97  DOUT (O) 63 59 73 98  CCLK (I) 64 60 74 99  CCLK (I) 64 60 74 99  CCLK (I) 64 67 79 77  \$50 65 79 7 VO  \$50 66 79 97  \$50 79 79  \$50 70 70 70 70 70 70 70 70 70 70 70 70 70	-	- 1 55					1	
GND		39	33		$\vdash$		1	
GND			-	_	Н		i	
GND		<del>-   ``</del>					1	
	GND	41	35				GND	
42 36 45 65   65   37 46 66   66   44 38 47 67 67   67   48 68   68   44 39 49 69   69   40 50   70   45 41 51   71   46 42 52   72   47 43 53 73   XTL2 OR I/O   49 45 55   77   PROG (I)   50 46 56 78   XTL1 OR I/O   51 47 57   79   52 48 58 80   55 51 63 87   XTL2 OR I/O   55 64 56   55 51 63 87   XTL1 OR I/O   XTL1 OR								
		42	36	45			1	
			-				1	
CHIGHS  44 39 49 69  445 41 51 71  46 42 52 72  47 43 53 73 XTL2 OR I/O  48 44 54 55 77  PROG (I)  50 46 56 78  51 47 67 79  52 48 58 80 <highss (i)="" (o)="" 51="" 52="" 55="" 56="" 57="" 58="" 59="" 6="" 60="" 61="" 62="" 63="" 64="" 65="" 66="" 67="" 68="" 69="" 70="" 71="" 72="" 73="" 74="" 75="" 77="" 78="" 79="" 8="" 80="" 81="" 87="" 88="" 89="" 91="" 92="" 93="" 95="" 96="" 97="" 98="" 99="" <chighss="" <highss="" c<="" cclk="" din="" dout="" td="" vcc=""><td></td><td>43</td><td>38</td><td>47</td><td></td><td>67</td><td>1</td></highss>		43	38	47		67	1	
44   39   49   69     45   41   51   71     46   42   52   72     47   43   53   73   XTL2 OR WO     48   44   54   75   RESET     DONE (O)   49   45   55   77   PROG (I)     50   46   56   78   XTL1 OR WO     51   47   57   79     52   48   58   80     53   49   60   84     61   85     54   50   62   86     55   51   63   87     VCC   56   52   64   68   VCC     57   53   65   89     58   54   66   90     57   53   65   89     58   54   66   90     60   56   70   95     60   56   70   95     60   56   70   95     DIN (I)   62   58   72   97     DOUT (O)   63   59   73   98     CCLK (I)   64   60   74   99   CCLK (I)     <a href="#ref">   CCLK (I)   64   60   74   78   60     65   79   7   70     CCLK (II)   55   66   80   80     66   67   81   9     68   68   70   70     CCLK (II)   75   75   75     66   79   7   75     67   79   70     CCLK (II)   75   75   75     68   79   70     CCLK (III)   75   75     69   70   70     CCLK (III)   75   75     60   70   70     70   70   70     70   70</a>	HIGH			48		68	1/0	
45   41   51   71     46   42   52   72     47   43   53   73   XTL2 OR I/O     48   44   54   75   RESET     50   46   56   76   XTL1 OR I/O     50   46   56   76   XTL1 OR I/O     51   47   57   79     52   48   58   80     53   49   60   84     61   85     54   50   62   86     55   51   63   87     VCC   56   52   64   88   VCC     57   53   65   89     58   54   66   90     57   53   65   89     58   54   66   90     61   67   71   96     DIN (I)   62   58   72   97     DOUT (O)   63   59   73   98     CCLK (I)   64   60   74   99   CCLK (I)     46   78   6   66   70     <		44	39	49		69		
46   42   52   72     47   43   53   73   XTL2 OR  /O     48   44   44   54   75   RESET     DONE (O)   49   45   55   77   PROG (I)     50   46   56   78   XTL1 OR  /O     51   47   57   79     52   48   58   80     52   48   58   80     53   49   60   84     61   85     54   50   62   86     55   51   63   87     VCC   56   52   64   88   VCC     57   53   55   89     58   54   66   90     60   56   70   95     61   57   71   96     DIN (I)   62   58   72   97     DOUT (O)   63   59   73   98     CCLK (I)   64   60   74   99     CCLK (I)   64   78   6     65   79   7   7     CHIGH>>   5   66   80   8     6   67   81   9     CCLK (II)   7   7   7     68   69   79   7     COLM (II)   7   7   7     69   70   7     COLM (II)   84   78   6     60   67   81   9     CCLK (II)   84   78   6     65   79   7   7     COLM (III)   83   83   11			40	50		70		
47		45	41	51		71		
A8		46	42	52		72		
DONE (O)		47		53		73	XTL2 OR I/O	
S0   46   56   78   XTL1 OR I/O			_			75		
S1 47 57 79  52 48 58 80  S52 48 58 80  S53 49 60 84  G1 85  S55 51 63 3 87  VCC 56 52 64 88  S57 53 65 89  S58 54 66 90  S58 54 66 90  S59 55 68 92  S69 93  S61 57 71 96  DIN (1) 62 58 72 97  DOUT (O) 63 59 73 98  CCLK (I) 64 60 74 99  CCLK (I) 65 78 7 7 50  4 64 78 6 60 60 80 80 80 80 80 80 80 80 80 80 80 80 80	DONE (O)		_		ш			
S2 48 58 80 S9 62 S6 60 84 F5 49 60 84 F5 4 50 62 86 F5 51 63 87 F5 55 51 63 88 F5 65 52 64 88 F5 65 52 64 88 F5 65 56 89 F5 66 90 F5 67 91 F5 68 92 F6 99 93 F7 11 96 F6 157 71 96 F6 157 97 7 F6 157 97 7 F6 157 97 7 F6 157 97 7 F7 16 16 17 96 F6 17 97 7 F6 18 1 9 F6 10 10 10 10 10 10 10 10 10 10 10 10 10			_		$\sqcup$		XTL1 OR I/O	
	[		_	_	$\sqcup$			
S3	_	52	48	_	$\vdash \vdash$		1	
S4   S0   62   86	< <high>&gt;</high>				$\vdash \vdash$			
S4   S0   62   86     S5   S1   63   87     VCC		53	49	_	$\vdash$		l 1/0	
S5   S1   G3   B7				_	$\vdash \vdash \vdash$		1	
Vcc         56         52         64         88         Vcc           57         53         65         89           58         54         66         90           67         91           69         93         100           60         56         70         95           61         57         71         96           DIN (I)         62         58         72         97           DOUT (O)         63         59         73         98           CCLK (I)         64         80         74         99         CCLK (I)           1         61         75         2         2         62         76         3         3         3         63         77         5         4         46         78         6         6         6         6         6         79         7         7         7         7         7         7         7         7         7         7         7         7         8         8         6         6         6         7         8         8         8         6         6         7         8         8         8         8			_	_	$\vdash$		1	
S7   S3   65   69	Vee		_	_	$\vdash$		Voc	
SB 54 66 90  C <high>&gt; 59 56 68 92  69 93  60 56 70 95  61 57 71 96  DIN (1) 62 58 72 97  DOUT (O) 63 59 73 98  CCLK (I) 64 60 74 99  CCLK (I) 64 60 74 99  CCLK (I) 64 78 6  4 64 78 6 65 79 7  CSHIGH&gt;&gt; 5 66 80 8 6 6 7 81 9 82 10 83 11</high>	VCC		_		$\vdash\vdash\vdash$		700	
			_	_	$\vdash\vdash\vdash$		1	
CHIGH>>         59         55         68         92           60         56         70         95           61         57         71         96           DIN (I)         62         58         72         97           DOUT (O)         63         59         73         98           CCLK (I)         64         80         74         99         CCLK (I)           1         61         75         2           2         62         76         3           3         63         77         5           4         64         76         6           65         79         7           VO         5         66         80         8           6         67         81         9           82         10         83         11		1 30	J4		$\vdash$		1	
CLK (I)   S   S   S   WO		50	55		$\vdash \vdash$		1	
60   56   70   95		<del></del>	۳		$\vdash$		l 1/0	
DIN (I) 61 57 71 96  DIN (I) 62 58 72 97  DOUT (O) 63 59 73 98  CCLK (I) 64 60 74 99 CCLK (I)  1 61 75 2 2 62 76 3 3 63 77 5 4 64 78 6 6 67 81 9 6 6 67 81 9 82 10 83 11		60	56		$\vdash \vdash$		1 "~	
DIN (I) 62 58 72 97  DOUT (O) 63 59 73 98  CCLK (I) 64 60 74 99 CCLK (I)  1 61 75 2 2 62 76 3 3 63 77 5 4 64 78 6 6 65 79 7  ( <high>&gt; 5 66 80 8 6 67 81 9 82 10 83 11</high>					$\Box$		1	
DOUT (O) 63 59 73 98  CCLK (I) 64 60 74 99 CCLK (I)  1 61 75 2 2 62 76 3 3 63 77 5 4 64 78 6 65 79 7  < <high>&gt; 5 66 80 8 6 67 81 9 82 10 83 11</high>	DIN (I)				$\vdash$		1	
CCLK(I) 64 60 74 99 CCLK(I)  1 61 75 2 2 62 76 3 3 63 77 5 4 64 78 6 65 79 7  < <high>&gt; 5 66 80 8 6 67 81 9 82 10 83 11</high>			_	_	$\vdash$		1	
1   61   75   2     2   62   76   3     3   63   77   5     4   64   78   6     65   79   7     5   66   80   8     6   67   81   9     82   10     83   11			_		П		CCLK (II)	
2 62 76 3   3   3 63 77 5   4 64 78 6 6   65 79 7   7   6 6 6 6 6 6 6 6 7 8 1 9   6 6 6 6 7 8 1 9   6 6 6 6 7 8 1 9   7   7   7   7   7   7   7   7   7							, ,	
3 63 77 5							1	
4 64 78 6 6 79 7 7 8 6 80 8 6 6 67 81 9 82 10 83 11			-				1	
<high>&gt; 65 79 7 VO  5 66 80 8 6 6 67 81 9 6 82 10 83 11</high>			_	78		6	]	
6 67 81 9 82 10 83 11			65	79		7	1/0	
82 10 83 11	< <high>&gt;</high>	5		80		8	]	
82 10 83 11		6	67	81	ш	9	]	
000000000000000000000000000000000000000				82	╚		]	
7 68 84 12							1	
		7	68	84	$\coprod$	12		

<code><<HIGH>>></code> IS HIGH IMPEDANCE WITH A 20-5  $k\Omega$  INTERNAL PULL-UP DURING CONFIGURATION

X5344

Table 3. XC2318 Pin Assignments