Document Title

512Kx8 Bit High Speed Static RAM(3.3V Operating), Revolutionary Pin out. Operated at Commercial Temperature Range.

Revision History

Rev No.	<u>History</u>		Draft Data	<u>Remark</u>	
Rev. 0.0	Initial release with De	esign Target.		Jun. 14th, 1996	Design Target
Rev. 0.5	0.2. Delete 12ns par 0.3. Relax D.C and A with the test con 0.3.1. Insert loca increased	Target to Preliminary. t but add 17ns part. A.C parameters and inse		Sep. 16th, 1996	Preliminary
Rev. 1.0	1.3. Update D.C para Items Icc	ary. Immeter with the test cond ameters. Previous spec. (15/17/20ns part) 200/195/190mA Fram to define twp as "(Ti	Updated spec. (15/17/20ns part) 160/155/150mA	Jun. 5th, 1997	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.

51 2K x 8 Bit High-Speed CMOS Static RAM

FEATURES

Fast Access Time 15,17,20§ (Max.)

Low Power Dissipation

Standby (TTL) :50§ (Max.)

(CMOS): 10§ (Max.)

Operating KM68V4002A - 15: 160§ (Max.)

KM68V4002A -17:155§ (Max.)

KM68V4002A -20:150§ (Max.)

Single 3.3V±0.3V Power Supply

TTL Compatible Inputs and Outputs

Fully Static Operation

-No Clock or Refresh required


Three State Outputs

Center Power/Ground Pin Configuration

Standard Pin Configuration

KM68V4002AJ: 36-SOJ-400


FUNCTIONAL BLOCK DIAGRAM



GENERAL DESCRIPTION

The KM68V4002A is a 4,194,304-bit high-speed Static Random Access Memory organized as 524,288 words by 8 bits. The KM68V4002A uses 8 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using Samsung's advanced CMOS process and designed for high-speed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The KM68V4002A is packaged in a 400 mil 36-pin plastic SOJ.

PIN CONFIGURATION (Top View)



PIN FUNCTION

Pin Name	Pin Function
A0 -A18	Address Inputs
WE	Write Enable
cs	Chip Select
ŌĒ	Output Enable
I/O1 ~ I/O8	Data Inputs/Outputs
Vcc	Power(+3.3V)
Vss	Ground
N.C	No Connection

ABSOLUTE MAXIMUM RATINGS*

Param eter	Symbol	Rating	Unit
Voltage on Any Pin Relative to Vss	Vin, Vout	-0.5 to 4.6	V
Voltage on Vcc Supply Relative to Vss	Vcc	-0.5 to 4.6	V
Power Dissipation	Pb	1.0	W
Storage Temperature	Tstg	-65 to 150	°C
Operating Temperature	Та	0 to 70	°C

^{*} Stresses greater than those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these at these or any other conditions above those indicated in the operating sections of this implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (TA=0 to 70°C)

Param eter	Symbol	M in	Тур	Max	Unit
Supply Voltage	Vcc	3.0	3.3	3.6	V
Ground	Vss	0	0	0	V
Input Low Voltage	ViH	2.2	=	Vcc+0.3**	V
Input Low Voltage	VIL	-0.3*	_	0.8	V

^{*} VIL(Min) = -2.0V a.c(Pulse Width ≤10ns) for I≤20§

DC AND OPERATING CHARACTERISTICS (TA=0 to 70°C, Vcc=3.3V±0.3V, unless otherwise specified)

Param eter	Symbol	Test Conditions	Min	Max	Unit	
Input Leakage Current	ILI	VIN = Vss to Vcc	-2	2	μА	
Output Leakage Current	llo	CS=VIH or OE=VIH or WE=VIL VOUT = Vss to VCC	-2	2	μА	
	lcc	N: 0 1 1000/ D 1	15ns	-	160	§
Operating Current		Min. Cycle, 100% Duty CS=VIL, VIN = VIH or VIL, IOUT=0mA	17ns	-	155	
		20		-	150	
	IsB	Min. Cycle, CS=Vін	-	50	§	
Standby Current	ISB1	f=0MHz, CS ≥Vcc-0.2V, Vın≥Vcc-0.2V or Vın≤0.2V		_	10	§
Output Low Voltage Level	Vol	IoL=8mA	-	0.4	V	
Output High Voltage Level	Vон	Iон=-4m A		2.4	-	V

CAPACITANCE*(TA =25°C, f=1.0MHz)

ltem	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	CI/O	VI/O=0V	_	8	рF
Input Capacitance	CIN	VIN=0V	-	7	рЕ

^{*} NOTE: Capacitance is sampled and not 100% tested.

^{**} ViH(Max) = Vcc + 2.0V a.c (Pulse Width≤10ns) for I≤20§


AC CHARACTERISTICS (TA=0 to 70°C, Vcc=3.3V±0.3V, unless otherwise noted.)

TEST CONDITIONS

Param eter	Value
Input Pulse Levels	0V to 3V
Input Rise and Fall Times	3§
Input and Output timing Reference Levels	1.5V
Output Loads	See below

Output Loads(A) $Zo = 50\Omega$ VL = 1.5V

Output Loads(B) for tHz, tLz, tWHz, tOW, tOLZ & tOHZ



* Including Scope and Jig Capacitance

READ CYCLE


	Symbol	KM68V4002A-15		KM68V4002A-17		KM68V4002A-20		
P aram eter		Min	Max	Min	Max	Min	Max	- Unit
Read Cycle Time	trc	15	-	17	-	20	_	§
Address Access Time	taa	_	15	-	17	-	20	§
Chip Select to Output	tco	-	15	-	17	_	20	§
Output Enable to Valid Output	toe	_	7	_	8	_	9	§
Chip Enable to Low-Z Output	tLZ	3	-	3	_	3	_	§
Output Enable to Low-Z Output	tolz	0	-	0	-	0	_	§
Chip Disable to High-Z Output	tHZ	0	7	0	8	0	9	§
Output Disable to High-Z Output	tonz	0	7	0	8	0	9	§
Output Hold from Address Change	ton	3	-	3	-	3	_	§
Chip Selection to Power Up Time	tpu	0	_	0	_	0	_	§
Chip Selection to Power DownTime	tpD	_	15	_	17	_	20	§

WRITE CYCLE


_		KM68V	4002A-15	KM68V4002A-17		KM68V4002A-20		
Param eter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	15	_	17	_	20	_	§
Chip Select to End of Write	tcw	12	-	13	-	14	_	§
Address Set-up Time	tas	0	_	0	-	0	_	§
Address Valid to End of Write	taw	12	-	13	-	14	_	§
Write Pulse Width(OE High)	twp	12	-	13	_	14	_	§
Write Pulse Width(OE Low)	twP1	15	_	17	-	20	_	§
Write Recovery Time	twr	0	-	0	-	0	_	§
Write to Output High-Z	twnz	0	7	0	8	0	9	§
Data to Write Time Overlap	tow	8	-	9	-	10	_	§
Data Hold from W rite Time	tdH	0	-	0	_	0	_	§
End Write to Output Low-Z	tow	3	_	3	_	3	_	§

TIMING DIAGRAMS

TIMING WAVE FORM OF READ CYCLE (1) Address Controlled, $\overline{CS} = \overline{OE} = VIL$, $\overline{WE} = VIH$)




TIMING WAVE FORM OF READ CYCLE(2)WE=VIH)




NOTES (READ CYCLE)

- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to V OH or VOL Levels.
- 4. At any given temperature and voltage condition, t Hz(Max.) is less than t∟z (Min.) both for a given device and from device to device.
- 5. Transition is measured ±200§ from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with $\overline{CS}=VIL$
- 7. Address valid prior to coincident with $\overline{\text{CS}}$ transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.


TIMING WAVE FORM OF WRITE CYCLE(1) OE=Clock)



TIMING WAVE FORM OF WRITE CYCLE(2) OE=Low Fixed)



TIMING WAVE FORM OF WRITE CYCLE(3)\overline{OS}=Controlled)



NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of a low \overline{CS} and \overline{WE} . A write begins at the latest transition \overline{CS} going low and \overline{WE} going low; A write ends at the earliest transition \overline{CS} going high or \overline{WE} going high. twp is measured from the beginning of write to the end of write.
- 3. tow is measured from the later of \overline{CS} going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twn is measured from the end of write to the address change. twn applied in case a write ends as $\overline{\text{CS}}$ or $\overline{\text{WE}}$ going high.
- 6. If \overline{OE} , \overline{CS} and \overline{WE} are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output mus t not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If $\overline{\text{CS}}$ goes low simultaneously with $\overline{\text{WE}}$ going or after $\overline{\text{WE}}$ going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When \overline{CS} is low: I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.

FUNCTIONAL DESCRIPTION

cs	WE	<u>OE</u>	Mode	I/O Pin	Supply Current
Н	Х	X*	Not Select	High-Z	ISB, ISB1
L	H	Н	Output Disable	High -Z	lee
L	Н	L	Read	Douт	lee
L	Ш	Х	Write	Din	lcc

^{*} NOTE : X means Don't Care.

PACKAGE DIMENSIONS

36-SOJ-400 Units : Inches (millimeters)

