## Data Sheet

## FEATURES

Fast throughput rate of 1 MSPS
Specified for $V_{D D}$ of 2.09 V to 5.25 V
INL of $\pm 1$ LSB maximum
Analog input range of 0 V to $\mathrm{V}_{\mathrm{DD}}$
Ultralow power
$367 \mu$ A typical at 3 V and 1 MSPS
324 nA typical at 3 V in power-down mode
Reference provided by $\mathrm{V}_{\mathrm{DD}}$
Flexible power/throughput rate management
High speed serial interface: SPI $^{\oplus}$-/QSPI ${ }^{\text {™ }}$-/MICROWIRE ${ }^{\oplus}$-/
DSP-compatible
Busy indicator
Power-down mode
8 -lead, $2 \mathrm{~mm} \times 2 \mathrm{~mm}$ LFCSP package
Temperature range: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

## APPLICATIONS

Battery-powered systems
Handheld meters
Medical instruments
Mobile communications
Instrumentation and control systems
Data acquisition systems
Optical sensors
Diagnostic/monitoring functions
Energy harvesting

## GENERAL DESCRIPTION

The AD7091 is a 12-bit successive approximation register analog-to-digital converter (SAR ADC) that offers ultralow power consumption (typically $367 \mu \mathrm{~A}$ at 3 V and 1 MSPS ) while achieving fast throughput rates ( 1 MSPS with a 50 MHz SCLK). The AD7091 operates from a single 2.09 V to 5.25 V power supply. The AD7091 also features an on-chip conversion clock and a high speed serial interface.
The conversion process and data acquisition are controlled using a $\overline{\text { CONVST }}$ signal and an internal oscillator. The AD7091 has a serial interface that allows data to be read after the conversion while achieving a 1 MSPS throughput rate. The AD7091 uses advanced design and process techniques to achieve very low power dissipation at high throughput rates.


Figure 2. Power Dissipation vs. Throughput Rate

The reference is derived internally from $V_{D D}$. This design allows the widest dynamic input range to the ADC ; that is, the analog input range for the AD7091 is from 0 V to $\mathrm{V}_{\mathrm{DD}}$.

## PRODUCT HIGHLIGHTS

1. Lowest Power 12-Bit SAR ADC Available.
2. High Throughput Rate with Ultralow Power Consumption.
3. Flexible Power/Throughput Rate Management.

Average power scales with the throughput rate. Power-down mode allows the average power consumption to be reduced when the device is not performing a conversion.
4. Reference Derived from the Power Supply.
5. Single-Supply Operation.

[^0]
## TABLE OF CONTENTS

Features ..... 1
Applications. .....  1
Functional Block Diagram .....  1
General Description .....  1
Product Highlights ..... 1
Revision History ..... 2
Specifications ..... 3
Timing Specifications .....  4
Absolute Maximum Ratings ..... 5
Thermal Resistance .....  5
ESD Caution ..... 5
Pin Configuration and Function Descriptions. .....  6
Typical Performance Characteristics ..... 7
Terminology ..... 9
Theory of Operation ..... 10
Circuit Information ..... 10
REVISION HISTORY
6/13-Rev. 0 to Rev. A
Changes to Figure 22 ..... 13
Added Multiplexer Applications Section ..... 14
Updated Outline Dimensions ..... 18
10/12-Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=2.09 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{f}_{\text {SAMPLE }}=1 \mathrm{MSPS}, \mathrm{f}_{\text {SCLK }}=50 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted.
Table 1.


| Parameter | Test Conditions/Comments | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Power Dissipation | $\mathrm{V}_{I N}=0 \mathrm{~V}$ |  |  |  |  |
| Normal Mode—Static ${ }^{4}$ | $\mathrm{~V}_{\mathrm{DD}}=5.25 \mathrm{~V}$ | 50 | 142 | $\mu \mathrm{~W}$ |  |
|  | $\mathrm{~V}_{\mathrm{DD}}=3 \mathrm{~V}$ |  | 27 | 84 | $\mu \mathrm{~W}$ |
| Normal Mode—Operational | $\mathrm{V}_{\mathrm{DD}}=5.25 \mathrm{~V}, \mathrm{f}_{\mathrm{SAMPLE}}=1 \mathrm{MSPS}$ | 2.4 | 3 | mW |  |
|  | $\mathrm{~V}_{\mathrm{DD}}=3 \mathrm{~V}, \mathrm{f}_{\text {SAMPLE }}=1 \mathrm{MSPS}$ | 1.1 | 1.4 | mW |  |
| Power-Down Mode | $\mathrm{V}_{\mathrm{DD}}=5.25 \mathrm{~V}$ | 2 | 44 | $\mu \mathrm{~W}$ |  |
|  | $\mathrm{~V}_{\mathrm{DD}}=3 \mathrm{~V}$ |  | 1 | 24 | $\mu \mathrm{~W}$ |

${ }^{1}$ Dynamic performance is achieved when SCLK operates in burst mode. Operating a free running SCLK during the acquisition phase degrades dynamic performance.
${ }^{2}$ See the Terminology section.
${ }^{3}$ Sample tested during initial release to ensure compliance.
${ }^{4}$ SCLK is operating in burst mode and $\overline{\mathrm{CS}}$ is idling high. With a free running SCLK and $\overline{\mathrm{CS}}$ pulled low, the $\mathrm{I}_{\mathrm{DD}}$ static current is increased by $60 \mu \mathrm{~A}$ typical at $\mathrm{V}_{D D}=5.25 \mathrm{~V}$.

## TIMING SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=2.09 \mathrm{~V}$ to $5.25 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, unless otherwise noted. Signals are specified from $10 \%$ to $90 \%$ of $\mathrm{V}_{\mathrm{DD}}$ with a load capacitance of 12 pF on the output pin. ${ }^{1}$

Table 2.

| Parameter | Limit at $\mathrm{T}_{\text {min, }} \mathrm{T}_{\text {max }}$ | Unit | Description |
| :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {sclk }}$ | 50 | MHz max | Frequency of serial read clock |
| $\mathrm{t}_{1}$ | 8 | ns max | Delay from the end of a conversion until SDO exits the three-state condition |
| $\mathrm{t}_{2}$ | 7 | ns max | Data access time after SCLK falling edge |
| $\mathrm{t}_{3}$ | 0.4 tsclik | ns min | SCLK high pulse width |
| $\mathrm{t}_{4}$ | 3 | ns min | SCLK to data valid hold time |
| $\mathrm{t}_{5}$ | 0.4 tsclik | $n \mathrm{nmin}$ | SCLK low pulse width |
| $\mathrm{t}_{6}$ | 15 | ns max | SCLK falling edge to SDO high impedance |
| $\mathrm{t}_{7}$ | 10 | ns min | CONVST pulse width |
| $\mathrm{t}_{8}$ | 650 | ns max | Conversion time |
| $\mathrm{t}_{9}$ | 6 | ns min | $\overline{\mathrm{CS}}$ low time before the end of a conversion |
| $\mathrm{t}_{10}$ | 18 | ns max | Delay from $\overline{\mathrm{CS}}$ falling edge until SDO exits the three-state condition |
| $\mathrm{t}_{11}$ | 8 | $n \mathrm{nmin}$ | $\overline{\mathrm{CS}}$ high time before the end of a conversion |
| $\mathrm{t}_{12}$ | 8 | ns min | Delay from the end of a conversion until the $\overline{\mathrm{CS}}$ falling edge |
| $\mathrm{t}_{13}$ | 100 | $\mu \mathrm{s}$ max | Power-up time |
| teuiet | 50 | $n \mathrm{mmin}$ | Time between the last SCLK edge and the next CONVST pulse |

[^1]
## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 3.

| Parameter | Rating |
| :--- | :--- |
| VDD to GND | -0.3 V to +7 V |
| Analog Input Voltage to GND | -0.3 V to $\mathrm{VDD}+0.3 \mathrm{~V}$ |
| Digital Input Voltage to GND | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Digital Output Voltage to GND | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Input Current to Any Pin Except | $\pm 10 \mathrm{~mA}$ |
| $\quad$ Supplies |  |
| Operating Temperature Range <br> Storage Temperature Range | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Junction Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| ESD | $150^{\circ} \mathrm{C}$ |
| $\quad$ Human Body Model (HBM) | $\pm 2.5 \mathrm{kV}$ |
| $\quad$ Field-Induced Charged Device | $\pm 1.5 \mathrm{kV}$ |
| $\quad$ Model (FICDM) |  |

${ }^{1}$ Transient currents of up to 100 mA do not cause silicon controlled rectifier (SCR) latch-up.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

Table 4. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | $\boldsymbol{\theta}_{\mathrm{JC}}$ | Unit |
| :--- | :--- | :--- | :--- |
| 8-Lead LFCSP | 36.67 | 6.67 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 3. Pin Configuration

Table 5. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | $V_{\text {DD }}$ | Power Supply Input. The $\mathrm{V}_{\mathrm{DD}}$ range is from 2.09 V to 5.25 V . Decouple this supply pin to GND. Typical recommended capacitor values are $10 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$. |
| 2 | VIN | Analog Input. The single-ended analog input range is from 0 V to $\mathrm{V}_{\text {DD }}$. |
| 3 | REGCAP | Decoupling Capacitor Pin for Voltage Output from Internal Low Dropout (LDO) Regulator. Decouple this output pin separately to GND using a $1 \mu \mathrm{~F}$ capacitor. The voltage at this pin is 1.8 V typical. |
| 4 | GND | Ground. This pin is the ground reference point for all circuitry on the AD7091. The analog input signal should be referred to this GND voltage. |
| 5 | CONVST | Conversion Start. Active low, edge triggered logic input. The falling edge of $\overline{\text { CONVST }}$ places the track-and-hold into hold mode and initiates a conversion. |
| 6 | $\overline{C S}$ | Chip Select. Active low logic input. The serial bus is enabled when $\overline{C S}$ is held low; in this mode $\overline{C S}$ is used to frame the output data on the SPI bus. |
| 7 | SCLK | Serial Clock. This pin acts as the serial clock input. |
| 8 | SDO | Serial Data Output. The conversion output data is supplied to this pin as a serial data stream. The bits are clocked out on the falling edge of the SCLK input. The data is provided MSB first. |
| 9 | EPAD | Exposed Pad. The exposed pad is not connected internally. For increased reliability of the solder joints and for maximum thermal capability, solder the exposed pad to the substrate, GND. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 4. Typical Dynamic Performance


Figure 5. Typical INL Performance


Figure 6. Typical DNL Performance


Figure 7. SNR vs. Analog Input Frequency for Various Supply Voltages


Figure 8. THD vs. Analog Input Frequency for Various Supply Voltages


Figure 9. THD vs. Source Impedance


Figure 10. SINAD vs. Analog Input Frequency for Various Supply Voltages


Figure 11. Histogram of Codes at Code Center (VDD/2)


Figure 12. $t_{2}$ Delay vs. SDO Capacitance Load, $V_{D D}=3 \mathrm{~V}$


Figure 13. Operational Supply Current vs. Supply Voltage for Various Temperatures


Figure 14. Power-Down Supply Current vs. Temperature for Various Supply Voltages

## TERMINOLOGY

## Integral Nonlinearity (INL)

INL is the maximum deviation from a straight line passing through the endpoints of the ADC transfer function. For the AD7091, the endpoints of the transfer function are zero scale (a point 0.5 LSB below the first code transition) and full scale (a point 0.5 LSB above the last code transition).

## Differential Nonlinearity (DNL)

DNL is the difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC.

## Offset Error

Offset error is the deviation of the first code transition ( $00 \ldots 000$ to $00 \ldots 001$ ) from the ideal (such as GND + 0.5 LSB).

## Gain Error

Gain error is the deviation of the last code transition (111 ... 110 to $111 \ldots 111$ ) from the ideal (such as $V_{D D}-1.5 \mathrm{LSB}$ ) after the offset error has been adjusted out.

## Track-and-Hold Acquisition Time

The track-and-hold amplifier returns to track mode after the end of a conversion. The track-and-hold acquisition time is the time required for the output of the track-and-hold amplifier to reach its final value, within $\pm 0.5 \mathrm{LSB}$, after a conversion.

Signal-to-Noise Ratio (SNR)
SNR is the measured ratio of signal to noise at the output of the ADC. The signal is the rms amplitude of the fundamental. Noise is the sum of all nonfundamental signals up to half the sampling frequency ( $\mathrm{f}_{\text {SAMPLE }} / 2$ ), excluding dc.
The ratio is dependent on the number of quantization levels in the digitization process: the more levels, the smaller the quantization noise. The theoretical signal-to-noise ratio for an ideal N -bit converter with a sine wave input is given by

Signal-to-Noise Ratio $=(6.02 \mathrm{~N}+1.76) \mathrm{dB}$
Therefore, for a 12 -bit converter, the SNR is 74 dB .

## Signal-to-Noise-and-Distortion Ratio (SINAD)

SINAD is the measured ratio of signal to noise and distortion at the output of the ADC. The signal is the rms value of the sine wave, and noise is the rms sum of all nonfundamental signals up to half the sampling frequency ( $\mathrm{f}_{\text {SAMPLE }} / 2$ ), including harmonics, but excluding dc.
Total Unadjusted Error (TUE)
TUE is a comprehensive specification that includes the gain, linearity, and offset errors.

Total Harmonic Distortion (THD)
THD is the ratio of the rms sum of harmonics to the fundamental. For the AD7091, THD is defined as

$$
T H D(\mathrm{~dB})=20 \log \frac{\sqrt{V_{2}^{2}+V_{3}^{2}+V_{4}^{2}+V_{5}^{2}+V_{6}{ }^{2}}}{V_{1}}
$$

where:
$V_{1}$ is the rms amplitude of the fundamental.
$V_{2}, V_{3}, V_{4}, V_{5}$, and $V_{6}$ are the rms amplitudes of the second through the sixth harmonics.

## Spurious-Free Dynamic Range (SFDR)

SFDR, also known as peak harmonic or spurious noise, is defined as the ratio of the rms value of the next largest component in the ADC output spectrum (up to $\mathrm{f}_{\text {SAMPLE }} / 2$ and excluding dc) to the rms value of the fundamental.

## Aperture Delay

Aperture delay is the measured interval between the leading edge of the sampling clock and the point at which the ADC samples data.

## Aperture Jitter

Aperture jitter is the sample-to-sample variation in the effective point in time at which the data is sampled.

## Full Power Bandwidth

Full power bandwidth is the input frequency at which the amplitude of the reconstructed fundamental is reduced by 0.1 dB or 3 dB for a full-scale input.

## THEORY OF OPERATION

## CIRCUIT INFORMATION

The AD7091 is a 12-bit successive approximation register analog-to-digital converter (SAR ADC) that offers ultralow power consumption (typically $367 \mu \mathrm{~A}$ at 3 V and 1 MSPS) while achieving fast throughput rates ( 1 MSPS with a 50 MHz SCLK). The part operates from a single power supply in the range of 2.09 V to 5.25 V .

The AD7091 provides an on-chip track-and-hold amplifier and an analog-to-digital converter (ADC) with a serial interface housed in a tiny 8 -lead LFCSP package. This package offers considerable space-saving advantages compared with alternative solutions. The serial clock input accesses data from the part. The clock for the SAR ADC is generated internally.
The analog input range is 0 V to $\mathrm{V}_{\mathrm{DD}}$. An external reference is not required for the ADC, nor is there a reference on chip. The reference voltage for the AD7091 is derived from the power supply and, thus, provides the widest dynamic input range of 0 V to $\mathrm{V}_{\mathrm{DD}}$.
The AD7091 also features a power-down option to save power between conversions. The power-down feature is implemented using the standard serial interface, as described in the Modes of Operation section.

## CONVERTER OPERATION

The AD7091 is a SAR ADC based around a charge redistribution DAC. Figure 15 and Figure 16 show simplified schematics of the ADC.

Figure 15 shows the ADC during its acquisition phase; SW2 is closed and SW1 is in Position A. The comparator is held in a balanced condition, and the sampling capacitor acquires the signal on $V_{\text {IN }}$.


When the ADC starts a conversion, SW2 opens and SW1 moves to Position B, causing the comparator to become unbalanced (see Figure 16). The control logic and the charge redistribution DAC are used to add and subtract fixed amounts of charge from the sampling capacitor to bring the comparator back into a balanced condition. When the comparator is rebalanced, the conversion is complete. The control logic generates the ADC output code. Figure 17 shows the ADC transfer function.


## ADC TRANSFER FUNCTION

The output coding of the AD7091 is straight binary. The designed code transitions occur midway between successive integer LSB values, such as $0.5 \mathrm{LSB}, 1.5 \mathrm{LSB}$, and so on. The LSB size for the AD7091 is $\mathrm{V}_{\mathrm{DD}} / 4096$. The ideal transfer characteristic for the AD7091 is shown in Figure 17.


Figure 17. AD7091 Transfer Characteristic

## TYPICAL CONNECTION DIAGRAM

Figure 19 shows a typical connection diagram for the AD7091. A positive power supply in the range of 2.09 V to 5.25 V should be connected to the $V_{D D}$ pin. The reference is derived internally from $V_{D D}$ and, for this reason, $V_{D D}$ should be well decoupled to achieve the specified performance; typical values for the decoupling capacitors are 100 nF and $10 \mu \mathrm{~F}$. The analog input range is 0 V to $\mathrm{V}_{\mathrm{DD}}$. The typical value for the regulator bypass decoupling capacitor (REGCAP) is $1 \mu \mathrm{~F}$. The conversion result is output in a 12-bit word with the MSB first.

Alternatively, because the supply current required by the AD7091 is so low, a precision reference can be used as the supply source to the part. A reference from the REF19x or ADR34xx voltage reference family (REF195 or ADR3450 for 5 V, and REF193 or ADR3430 for 3 V ) can be used to supply the required voltage to the ADC. This configuration is especially useful if the power supply is quite noisy, or if the system supply voltages are at some value other than 5 V or 3 V , such as 15 V .

If the busy indicator function is required, connect a pull-up resistor of typically $100 \mathrm{k} \Omega$ to $\mathrm{V}_{\mathrm{DD}}$ to the SDO pin (see Figure 19).
In addition, for applications in which power consumption is a concern, the power-down mode can be used to improve the power performance of the ADC (see the Modes of Operation section for more information).

## ANALOG INPUT

Figure 18 shows an equivalent circuit of the AD7091 analog input structure. The D1 and D2 diodes provide ESD protection for the analog input. To prevent the diodes from becoming forward-biased and conducting current, ensure that the analog input signal never exceeds $V_{D D}$ by more than 300 mV . These diodes can conduct a maximum of 10 mA without causing irreversible damage to the part.


Figure 18. Equivalent Analog Input Circuit
Capacitor C 1 in Figure 18 is typically about 1 pF and can primarily be attributed to pin capacitance. Resistor R1 is a lumped component made up of the on resistance of a switch. This resistor is typically about $500 \Omega$. Capacitor C 2 is the ADC sampling capacitor and typically has a capacitance of 3.6 pF .
In applications where harmonic distortion and signal-to-noise ratio (SNR) are critical, the analog input should be driven from a low impedance source. Large source impedances significantly affect the ac performance of the ADC and may necessitate the use of an input buffer amplifier, as shown in Figure 19. The choice of the op amp is a function of the particular application.

When no amplifier is used to drive the analog input, the source impedance should be limited to low values. The maximum source impedance depends on the amount of total harmonic distortion (THD) that can be tolerated. The THD increases as the source impedance increases and performance degrades. Figure 9 shows a graph of THD vs. source impedance when using a supply voltage of 3 V and a sampling rate of 1 MSPS.

To achieve the specified performance, use an external filter-such as the one-pole, low-pass RC filter shown in Figure 19-on the analog input connected to the AD7091.


Figure 19. Typical Connection Diagram

## MODES OF OPERATION

The mode of operation of the AD7091 is selected by controlling the logic level of the $\overline{\mathrm{CONVST}}$ signal when a conversion is complete. The two modes of operation are normal mode and power-down mode. These modes of operation provide flexible power management options, allowing optimization of the power dissipation to throughput rate ratio for different application requirements.
The logic level of the $\overline{\text { CONVST }}$ pin at the end of a conversion determines whether the AD7091 remains in normal mode or enters power-down mode (see the Normal Mode section and the Power-Down Mode section). Similarly, if the device is in powerdown mode, $\overline{\text { CONVST }}$ controls whether the device returns to normal mode or remains in power-down mode.

## Normal Mode

The normal mode of operation is intended to achieve the fastest throughput rate performance. In normal mode, the AD7091 remains fully powered at all times, so power-up times are not a concern. Figure 20 shows the general timing diagram of the AD7091 in normal mode.
In normal mode, the conversion is initiated on the falling edge of $\overline{\text { CONVST, }}$, as described in the Serial Interface section. To ensure that the part remains fully powered at all times, $\overline{\mathrm{CONVST}}$ must return high after $\mathrm{t}_{7}$ and remain high until the conversion is complete. At the end of a conversion (denoted as EOC in Figure 20), the logic level of $\overline{\text { CONVST }}$ is tested.

To read back data stored in the conversion result register, wait until the conversion is complete, and then pull $\overline{\mathrm{CS}}$ low. The conversion data is subsequently clocked out on the SDO pin (see Figure 20). Because the output shift register is 12 bits wide, data is shifted out of the device as a 12-bit word under the control of the serial clock input (SCLK). After reading back the data, the user can pull $\overline{\text { CONVST }}$ low again to start another conversion after the $t_{\text {QUIET }}$ time has elapsed.

## Power-Down Mode

The power-down mode of operation is intended for use in applications where slower throughput rates and lower power consumption are required. In this mode, the ADC can be powered down after each conversion or after a series of conversions performed at a high throughput rate, with the ADC powered down for relatively long durations between these bursts of several conversions. When the AD7091 is in power-down mode, the serial interface remains active even though all analog circuitry is powered down.
To enter power-down mode, pull $\overline{\text { CONVST }}$ low and keep it low prior to the end of a conversion (denoted as EOC in Figure 21). After the conversion is complete, the logic level of the CONVST pin is tested. If the $\overline{\text { CONVST }}$ signal is logic low, the part enters power-down mode.
The serial interface of the AD7091 is functional in power-down mode; therefore, users can read back the conversion result after the part enters power-down mode.


Figure 20. Normal Mode of Operation, Serial Interface Read Timing


Figure 21. Entering and Exiting Power-Down Mode

To exit power－down mode and power up the AD7091，pull $\overline{\text { CONVST }}$ high at any time．On the rising edge of $\overline{\text { CONVST，the }}$ device begins to power up．The power－up time of the AD7091 is $100 \mu \mathrm{~s}$ ．To start the next conversion，operate the interface as described in the Normal Mode section．

## POWER CONSUMPTION

The two modes of operation for the AD7091－normal mode and power－down mode（see the Modes of Operation section for more information）—produce different power vs．throughput rate performances．Using a combination of normal mode and power－down mode achieves the optimum power performance．
To achieve optimum static current consumption，SCLK should be in burst mode and $\overline{\mathrm{CS}}$ should idle high．Failure to adhere to these guidelines results in increased static current．

Improved power consumption for the AD7091 can also be achieved by carefully selecting the VDD supply（see Figure 13）．

## Power Consumption in Normal Mode

With a $3 \mathrm{~V} V_{\mathrm{DD}}$ supply and a throughput rate of 1 MSPS，the $\mathrm{I}_{\mathrm{DD}}$ current consumption for the part in normal operational mode is $367 \mu \mathrm{~A}$（composed of $9.1 \mu \mathrm{~A}$ of static current and $357.9 \mu \mathrm{~A}$ of dynamic current during conversion）．The dynamic current con－ sumption is directly proportional to the throughput rate．
The following example calculates the power consumption of the AD7091 when operating in normal mode with a 500 kSPS throughput rate and a 3 V supply．

The dynamic conversion time contributes $537 \mu \mathrm{~W}$ to the overall power dissipation as follows：
$((500 \mathrm{kSPS} / 1 \mathrm{MSPS}) \times 357.9 \mu \mathrm{~A}) \times 3 \mathrm{~V}=537 \mu \mathrm{~W}$

The contribution to the total power dissipated by the normal mode static operation is

$$
9.1 \mu \mathrm{~A} \times 3 \mathrm{~V}=27 \mu \mathrm{~W}
$$

Therefore，the total power dissipated at 500 kSPS is

$$
537 \mu \mathrm{~W}+27 \mu \mathrm{~W}=564 \mu \mathrm{~W}
$$

## Power Consumption Using a Combination of Normal Mode and Power－Down Mode

A combination of normal mode and power－down mode achieves the optimum power performance．This operation can be performed at constant sampling rates of $<10 \mathrm{kSPS}$ ．

Figure 22 shows the AD7091 conversion sequence using a combination of normal mode and power－down mode with a throughput of 5 kSPS ．With a V VD supply voltage of 3 V ，the static current is $9.1 \mu \mathrm{~A}$ ．The dynamic current is $357.9 \mu \mathrm{~A}$ at 1 MSPS．The current consumption during power－down mode is 324 nA ．A conversion takes typically 650 ns to complete，and the AD7091 takes $100 \mu$ s to power up from power－down mode．

The dynamic conversion time contributes $5 \mu \mathrm{~W}$ to the overall power dissipation as follows：

$$
((5 \mathrm{kSPS} / 1 \mathrm{MSPS}) \times 357.9 \mu \mathrm{~A}) \times 3 \mathrm{~V}=5 \mu \mathrm{~W}
$$

The contribution to the total power dissipated by the normal mode static operation and the power－down mode is

$$
\begin{aligned}
& (((100 \mu \mathrm{~s}+650 \mathrm{~ns}) / 200 \mu \mathrm{~s}) \times 9.1 \mu \mathrm{~A}) \times 3 \mathrm{~V}+ \\
& ((99.4 \mu \mathrm{~s} / 200 \mu \mathrm{~s}) \times 324 \mathrm{nA}) \times 3 \mathrm{~V}=14 \mu \mathrm{~W}
\end{aligned}
$$

Therefore，the total power dissipated at 5 kSPS is

$$
5 \mu \mathrm{~W}+14 \mu \mathrm{~W}=19 \mu \mathrm{~W}
$$



NOTES
1．EOC IS THE END OF A CONVERSION．

Figure 22．Conversion Sequence with Normal Mode and Power－Down Mode， 5 kSPS Throughput

Figure 23 and Figure 24 show the typical power dissipation vs. throughput rate for the AD7091 at 3 V for the $\mathrm{V}_{\mathrm{DD}}$ supply. Figure 24 shows the reduction in power consumption that can be achieved when power-down mode is used compared with using only normal mode at lower throughput rates.


Figure 23. Power Dissipation vs. Throughput Rate (Full Range)


Figure 24. Power Dissipation vs. Throughput Rate (Lower Range)

## MULTIPLEXER APPLICATIONS

A multiplexer can be used in the signal chain to switch multiple analog input signals to the AD7091. In such applications, control the multiplexer switch time to ensure accurate analogto digital-conversion of the input signals. To allow the AD7091 to fully acquire the input signal, the multiplexer should switch in the channel to be converted a minimum of 350 ns before initiating a conversion. The multiplexer should also hold this channel at the AD7091 for a minimum of 200 ns after the $\overline{\text { CONVST }}$ falling edge.

## SERIAL INTERFACE

The AD7091 serial interface consists of four signals: SCLK, SDO, $\overline{\mathrm{CONVST}}$, and $\overline{\mathrm{CS}}$. The serial interface is used to access data from the result register and to control the modes of operation of the device.

- The SCLK pin is the serial clock input for the device.
- The SDO pin outputs the conversion result; data transfers take place with respect to SCLK.
- The $\overline{\mathrm{CONVST}}$ pin is used to initiate the conversion process and to select the mode of operation of the AD7091 (see the Modes of Operation section).
- The $\overline{\mathrm{CS}}$ pin is used to frame the data. The falling edge of $\overline{\mathrm{CS}}$ takes the SDO line out of a high impedance state. A rising edge on $\overline{C S}$ returns the SDO line to a high impedance state.
The logic level of $\overline{\mathrm{CS}}$ at the end of a conversion determines whether the busy indicator is enabled. This feature affects the propagation of the MSB with respect to $\overline{\mathrm{CS}}$ and SCLK.


## BUSY INDICATOR ENABLED

When the busy indicator is enabled, the SDO pin can be used as an interrupt signal to indicate that a conversion is complete. The connection diagram for this configuration is shown in Figure 25. Note that a pull-up resistor to $\mathrm{V}_{\mathrm{DD}}$ is required on the SDO pin.


Figure 25. Connection Diagram with Busy Indicator

The busy indicator allows the host to detect when the SDO pin exits the three-state condition after the end of a conversion. When the busy indicator is enabled, 13 SCLK cycles are required: 12 clock cycles to propagate the data and an additional clock cycle to return the SDO pin to the three-state condition.
To enable the busy indicator feature, a conversion must first be started. A high-to-low transition on $\overline{\text { CONVST }}$ initiates a conversion. This transition places the track-and-hold into hold mode and samples the analog input at this point. If the user does not want the AD7091 to enter power-down mode, $\overline{\mathrm{CONVST}}$ should be taken high before the end of the conversion.

A conversion requires 650 ns to complete. When the conversion process is finished, the track-and-hold returns to track mode. Before the end of a conversion, pull $\overline{\mathrm{CS}}$ low to enable the busy indicator (see Figure 26).
The conversion result is shifted out of the device as a 12-bit word under the control of SCLK and the logic level of $\overline{\mathrm{CS}}$ at the end of a conversion. At the end of a conversion, SDO is driven low. SDO remains low until the MSB (DB11) of the conversion result is clocked out on the first falling edge of SCLK. DB10 to DB0 are shifted out on the subsequent falling edges of SCLK. The $13^{\text {th }}$ SCLK falling edge returns SDO to a high impedance state. Data is propagated on SCLK falling edges and is valid on both the rising and falling edges of the next SCLK. The timing diagram for this operation is shown in Figure 26.
If another conversion is required, pull $\overline{\mathrm{CONVST}}$ low again and repeat the cycle.

notes

1. EOC IS THE END OF A CONVERSION.

Figure 26. Serial Port Timing with Busy Indicator

## BUSY INDICATOR DISABLED

To operate the AD7091 without the busy indicator, a conversion must first be started. A high-to-low transition on $\overline{\text { CONVST }}$ initiates a conversion. This transition places the track-and-hold into hold mode and samples the analog input at this point. If the user does not want the AD7091 to enter power-down mode, $\overline{\text { CONVST }}$ should be taken high before the end of the conversion.
A conversion requires 650 ns to complete. When the conversion process is finished, the track-and-hold returns to track mode. To prevent the busy indicator from becoming enabled, ensure that $\overline{\mathrm{CS}}$ is pulled high before the end of the conversion (see Figure 27).

The conversion result is shifted out of the device as a 12-bit word under the control of SCLK and $\overline{\mathrm{CS}}$. The MSB (Bit DB11) is clocked out on the falling edge of $\overline{\mathrm{CS}}$. DB10 to DB0 are shifted out on the subsequent falling edges of SCLK. The $12^{\text {th }}$ SCLK falling edge returns SDO to a high impedance state. After all the data is clocked out, pull $\overline{\mathrm{CS}}$ high again. Data is propagated on SCLK falling edges and is valid on both the rising and falling edges of the next SCLK. The timing diagram for this operation is shown in Figure 27.
If another conversion is required, pull $\overline{\text { CONVST }}$ low again and repeat the cycle.


Figure 27. Serial Port Timing Without Busy Indicator

## SOFTWARE RESET

The AD7091 requires the user to initiate a software reset upon power-up. Note that failure to apply the correct software reset command may result in a device malfunction. The timing diagram for the software reset operation is shown in Figure 28.

To issue a software reset,

1. Start a conversion by pulling $\overline{\text { CONVST }}$ low.
2. Read back the conversion result by pulling $\overline{\mathrm{CS}}$ low after the conversion is complete.
3. Between the second and eighth SCLK cycles, pull $\overline{\mathrm{CS}}$ high to short cycle the read operation.
4. At the end of the next conversion, the software reset is executed.

As soon as a software reset is issued, the user can start another conversion by pulling $\overline{\mathrm{CONVST}}$ low.

## INTERFACING WITH AN 8-/16-BIT SPI BUS

It is also possible to interface the AD7091 with a conventional 8-/16-bit SPI bus.

Performing conversions and reading results can be achieved by configuring the host SPI interface for 16 bits, which results in providing an additional four SCLK cycles to complete a conversion compared with the standard interface methods (see the Busy Indicator Enabled section and the Busy Indicator Disabled section).
After the $13^{\text {th }}$ SCLK falling edge with the busy indicator enabled or after the $12^{\text {th }}$ SCLK falling edge with the busy indicator disabled, SDO returns to a high impedance state. The additional four bits should be treated as don't care bits by the host. All other timings are as shown in Figure 26 and Figure 27, with tquiet starting after the $16^{\text {th }}$ SCLK cycle.
A software reset can be performed by configuring the SPI bus for eight bits and performing the operation described in the Software Reset section.


Figure 28. Software Reset Timing

## OUTLINE DIMENSIONS



Figure 29. 8-Lead Lead Frame Chip Scale Package [LFCSP_UD] $2.00 \mathrm{~mm} \times 2.00 \mathrm{~mm}$ Body, Ultra Thin, Dual Lead (CP-8-10)
Dimensions shown in millimeters

ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option | Branding |
| :--- | :--- | :--- | :--- | :--- |
| AD7091BCPZ-RL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Lead Frame Chip Scale Package [LFCSP_UD] | CP-8-10 | 92 |
| AD7091BCPZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 8-Lead Lead Frame Chip Scale Package [LFCSP_UD] | CP-8-10 | 92 |
| EVAL-AD7091SDZ |  | Evaluation Board |  |  |
| EVAL-SDP-CB1Z |  | Evaluation Controller Board |  |  |

${ }^{1} Z=$ RoHS Compliant Part.
$\square$
Data Sheet
NOTES

## NOTES


[^0]:    One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2012-2013 Analog Devices, Inc. All rights reserved. Technical Support

[^1]:    ${ }^{1}$ Sample tested during initial release to ensure compliance.

