# Am99C68/Am99CL68

4096 x 4 CMOS Static R/W Random-Access Memory

### **DISTINCTIVE CHARACTERISTICS**

- High speed access times as fast as 45 ns
- · Fully static storage and interface circuitry
- · No clocks or timing signals required
- Automatic power down when deselected
- Low power dissipation:
  - Active: 660 mW Max.

- Standby: 11 mW Max. (Am99C68)
  - 275 μW Max. (Am99CL68)
- Standard 20-pin, .300-inch dual-in-line package
- TTL-compatible interface levels
- 2-V data retention

#### GENERAL DESCRIPTION

The Am99C68 and Am99CL68 are high-performance CMOS static random- access memories. Organized as 4096 words of 4 bits, the device operation is from a single +5-volt supply and all input/output levels are TTL compatible.


Both devices enter the standby power mode when  $\overline{\text{CE}}$  is taken HIGH. They go into a full standby mode when, in addition to  $\overline{\text{CE}}$  being HIGH,  $V_{\text{IN}}$  is either greater than ( $V_{\text{CC}}$ 

=0.2 V) or less than 0.2 V. In the full standby power mode, the Am99C68 draws 2 mA and the Am99CL68 draws only 50  $\,\mu\text{A}.$ 

Both devices have a data retention mode which allows them to maintain memory when  $V_{CC}$  is as low as 2.0 V.

Data readout is not destructive and has the same polarity as data input.


#### **BLOCK DIAGRAM**



# PRODUCT SELECTOR GUIDE

Family Part Numb	er	Am99C68/Am99CL68								
Ordering Part Number		99C68-35	99C68-35 99CL68-35 99C		99CL68-45	99C68-55	99CL68-55	99C68-70 99CL68-7		
Maximum Access Time (ns)		TE	BD*	45		55		70		
ICC Max.	C Devices	TBD		100		100		100		
(mA)	M Devices	TBD		120		120		120		
ISB Max. (mA)		TI	3D	2	20 20		20			
I <sub>SBI</sub> Max. (μA)	_	TBD	TBD	2000	50	2000	50	2000	50	
I <sub>CCDR</sub> Max. (µA)		TBD	TBD	1600	40	1600	40	1600	40	

<sup>\*</sup>TBD = To Be Determined.




Note: Pin 1 is marked for orientation.

# ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: **A. Device Number** 

- B. Speed Option (if applicable)
- C. Package Type
- D. Temperature Range
- E. Optional Processing



Valid Combinations								
AM99C68-45	l 1							
AM99CL68-45	i							
AM99C68-55	DC, DCB,							
AM99CL68-55	PC, PCB							
AM99C68-70	]							
AM99CL68-70	ī							

#### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

#### ORDERING INFORMATION

#### **APL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number

- B. Speed Option (if applicable)
- C. Device Class
- D. Package Type
- E. Lead Finish



Valid C	Valid Combinations							
AM99C68-45	1							
AM99CL68-45	ī							
AM99C68-55	1							
AM99CL68-55	/ /BRA							
AM99C68-70	1							
AM99CL68-70	1							

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

### PIN DESCRIPTION

#### A<sub>0</sub> - A<sub>11</sub> Address Line (inputs)

These inputs select the desired location (memory cell) that data is read from or written to.

#### WE Write Enable (Input, Active LOW)

This input enables data to be written into the memory location selected by the address when  $\overline{\text{CE}}$  is active.

#### CE Chip Enable (Input, Active LOW)

 $\overline{CE}$  acts as a general enable for the part. When  $\overline{CE}$  is active LOW and  $\overline{WE}$  is HIGH, data will be read. When  $\overline{CE}$  is active HIGH and  $\overline{WE}$  is LOW, data will be written.

I/O<sub>1</sub>-I/O<sub>4</sub> Data In/Out Bus (Bidirectional, active HiGH)
These I/O lines provide the path for data to be read from or written to the selected memory cell.

V<sub>CC</sub> +5-Volt Power Supply

GND 0-Volt Ground

# **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature         Ceramic DIPs
with Power Applied
Ceramic DIPs55 to +125°C
Plastic DIPs10 to +85°C
Supply Voltage
with Respect to Ground0.5 to +7.0 V
All Signal Voltages
with Respect to Ground0.5 to +7.0 V
DC Output Short-Circuit Current, into
Outputs (Note 1)25 mA

Notes: 1. Not more than one output should be shorted at a time. Duration of the short-circuit test should not exceed one second.

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

# **OPERATING RANGES**

Commercial (C) Devices	
Temperature (T <sub>A</sub> )	0 to +70°C
Supply Voltage (VCC)	+4.75 to +5.25 V
Military (M) Devices	
Temperature (TA)	55 to +125°C
Supply Voltage (V <sub>CC</sub> )	+4.50 to +5.50 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

# DC CHARACTERISTICS over operating range unless otherwise specified (Note 4)


Parameter Symbol	Parameter Description	Test Conditio	Min.	Max.	Units	
ЮН	Output HIGH Current	V <sub>OH</sub> = 2.4 V, V <sub>CC</sub> = 4.5 V				mA
lo	Output LOW Current	V <sub>OL</sub> = 0.4 V	C Devices	8.0		mA
lor		VOL = 0.4 V	M Devices	8.0		
V <sub>IH</sub>	Input HIGH Voltage		·			٧
V <sub>IL</sub>	Input LOW Voltage	(Note 3)	(Note 3)			٧
lıx	Input Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>			μΑ
loz	Output Leakage Current	$GND \le V_O \le V_{CC}$ , Output Disabled				μΑ
	V <sub>CC</sub> Operating	Max. V <sub>CC</sub> , CE ≤ V <sub>IL</sub>	C Devices		100.0	
lcc	Supply Current	Output Open, Max. Frequency	Output Open, M. Devices			mA
I <sub>SB</sub>	Automatic Power-Down Current	Max. V <sub>CC</sub> , (CE ≥ V <sub>IH</sub> )				mA
1	Full Standby	CE ≥ V <sub>IH</sub> ,	Am99C68		2,000	
ISB1	Power Supply Current	$V_{IN} \ge (V_{CC} - 0.2 \text{ V})$ or $\le 0.2 \text{ V}$	Am99CL68		50.0	μΑ

#### CAPACITANCE


Parameter Symbol	Parameter Description	Test Conditions	Min.	Max.	Units
Cl	Input Capacitance	Test Frequency = 1.0 MHz, T <sub>A</sub> = 25°C, All pins		6.0	_
C <sub>I/O</sub>	Input/Output Capacitance	at 0 V, V <sub>CC</sub> = 5 V (Note 7)		7.0	pF

- Notes\*: 1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified  $I_{OL}/I_{OH}$  and 30-pF load capacitance. Output timing reference is 1.5 V.
  - The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to
    initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be
    referenced to the rising edge of the signal that terminates the write.
  - V<sub>IL</sub> voltages of less than -0.5 V on the I/O pins will cause the output current to exceed the maximun rating. -0.1-V and -3.0-V pulses can be tolerated for up to 50 ns and 10 ns respectively.
  - 4. For test and correlation purposes, ambient temperature is defined as the stabilized case temperature.
  - At any given temperature and voltage condition, t<sub>HZ</sub> is less than t<sub>LZ</sub> and t<sub>WZ</sub> is less than t<sub>OW</sub> for all devices. Transition
    is measured from the inputs at 1.5 V to the outputs at 1.0 V, and 0.9 V using the load shown in Test Circuit B (see
    Switching Test Circuits). C<sub>L</sub> = 5 pF.
  - 6. The minimum limit is not tested and is included as user-guidelines only.
  - 7. These parameters are not tested, but are guaranteed by characterization.
- \*Notes listed also correspond to references made in Switching Characteristics table.


#### **KEY TO SWITCHING WAVEFORMS**



# SWITCHING TEST CIRCUITS




A. Output Load



B. Output Load for tHZ, tLZ, tOW, twz

Parameter Symbol	Parameter Description		Test Conditions			Units
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention			2.0		٧
ICCDR	Data Retention Current	CS≥	Am99C68		1600	
		V <sub>CC</sub> -0.2 V	Am99CL68		40	μΑ
<sup>†</sup> CDR	Chip Deselect to Data Retention Time (Note 1)	V <sub>IN</sub> ≥ (V <sub>CC</sub> -0.2	V <sub>IN</sub> ≥ (V <sub>CC</sub> -0.2 V) or ≤ 0.2 V			ns
ta	Operation Recovery Time (Note 1)			tac		ns



# Data Retention Waveform (Note 2)

Notes: 1. Parameter is not tested, but is guaranteed by design.


2. Waveforms shown are not actual and may vary in use.

# SWITCHING CHARACTERISTICS over operating range unless otherwise specified (Note 1)


Parameter	<b>.</b>		Am99C68-35 Am99CL68-35			C68-45 CL68-45		C68-55 CL68-55		C68-70 CL68-70	
No.	Parameter Symbol	Parameter Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units
READ CYCLE											
1	tRC	Address Valid to Address Do Not Care Time (Read Cycle Time)	TBD*		45		55		70		ns
2	taa	Address Valid to Data-Out Valid Delay (Address Access Time)		TBO		45		55		70	ns
3	tacs	Chip Enable LOW to Data-Out Valid (Chip Enable Access Time)		TBD		45		55		70	ns
4	tLZ	Chip Enable LOW to Data-Out On (Note 5)	TBD		5		5		5		ns
5	t <sub>HZ</sub>	Chip Enable HIGH to Data-Out Off (Notes 5 & 6)		TBD	0	20	0	25	0	30	ns
6	tон	Address Unknown to Data-Out Unknown Time	TBD		5		5		5		ns
7	tPD	Chip Enable HIGH to Power-Down Delay (Note 7)		TBD		45		55		70	ns
8	t <sub>PU</sub>	Chip Enable LOW to Power-On Delay (Note 7)	TBD		0		0		0		ns
WRITE CY	CLE										
9	two	Address Valid to Address Do Not Care (Write Cycle Time)	TBD		40		50		60		ns
10	t <sub>WP</sub>	Write Enable LOW to Write Enable HIGH (Note 2)	TBD		35		45		60		ns
11	twn	Write Enable HIGH to Address Do Not Care			0		0		0		ns
12	t <sub>WZ</sub>	Write Enable LOW to Output in High Z (Notes 5 & 6)		TBD	0	20	0	25	0	30	ns
13	tow	Data In Valid to Write Enable HIGH	TBD		15		20		30		ns
14	t <sub>DH</sub>	Data Hold Time	TBD		3		3		3		ns
15	tas	Address Valid to Write Enable LOW			0		0		0		ns
16	tcw	Chip Enable LOW to Write Enable HIGH (Note 2)	TBD		35		45		60		ns
17	tow	Write Enable HIGH to Output In Low Z (Note 5)	TBD		5		5		5		ns
18	taw	Address Valid to End of Write	TBD		35		45		60		ns

Notes: See notes following DC Characteristics table.


<sup>\*</sup>TBD = To Be Determined.




Read Cycle No. 1 — WE HIGH, CE LOW



Read Cycle No. 2 —  $\overline{\text{WE}}$  HIGH, Address Valid Prior to  $\overline{\text{CE}}$  Transition to LOW





Note: If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  HIGH, the output remains in a high-impedance state.