



# 256Kx32 SRAM MODULE ADVANCED\*


## FEATURES

- Access Times
  - BiCMOS: 12, 15ns
  - CMOS: 17, 20, 25ns
- Packaging
  - 68 Lead, Plastic PLCC, 25.15mm (0.990 inch) square (Package 706)
- Organized as 256Kx32, User Configurable as 512Kx16
- Upgradeable to 512Kx32 for Future Expansion
- Individual Byte Selects
- Commercial and Industrial Temperature Ranges
- TTL Compatible Inputs and CMOS Outputs
- I/O Compatible with 3.3V Devices
- 5 Volt Power Supply
- Low Power
- Multiple Ground Pins for Low Noise Operation

\* This data sheet describes a product that may or may not be under development, and is subject to change or cancellation without notice.

FIG. 1 PIN CONFIGURATION FOR WPS256K32-XPJX


### TOP VIEW



### PIN DESCRIPTION

DQ0-31	Data Inputs/Outputs
A0-17	Address Inputs
$\overline{WE}$	Write Enable
$\overline{CS}_{1-2}$	Chip Selects
$\overline{OE}$	Output Enable
$\overline{BS}_1-\overline{BS}_4$	Byte Selects
Vcc	Power Supply
Vss	Ground

### BLOCK DIAGRAM



**ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Min	Max	Unit
Operating Temperature (Com.)	T <sub>A</sub>	0	+70	°C
Operating Temperature (Ind.)	T <sub>A</sub>	-40	+85	°C
Storage Temperature	T <sub>STG</sub>	-55	+125	°C
Signal Voltage Relative to GND	V <sub>I</sub>	-0.5	V <sub>CC</sub> + 0.5	V
Supply Voltage	V <sub>CC</sub>	-0.5	7.0	V

**TRUTH TABLE**

$\overline{CS}_{1-2}$	$\overline{OE}$	$\overline{WE}$	$\overline{BS}_{1-4}$	Mode	Data I/O	Power
H	X	X	X	Standby	High Z	Standby
L	H	H	X	Out Disable	High Z	Active
L	X	X	H	Out Disable	High Z	Active
L	L	H	L	Read	Data Out	Active
L	X	L	L	Write	Data In	Active

**RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.5	V
Input High Voltage	V <sub>IH</sub>	2.2	V <sub>CC</sub> + 0.3	V
Input Low Voltage	V <sub>IL</sub>	-0.5	+0.8	V
Operating Temp (Com.)	T <sub>A</sub>	0	+70	°C
Operating Temp (Ind.)	T <sub>A</sub>	-40	+85	°C

**CAPACITANCE**(@ T<sub>A</sub> = +25°C)

Parameter	Symbol	Condition	Max	Unit
$\overline{OE}$ Capacitance	C <sub>OE</sub>	V <sub>IN</sub> = 0V, f = 1.0MHz	20	pF
$\overline{WE}$ Capacitance	C <sub>WE</sub>	V <sub>IN</sub> = 0V, f = 1.0MHz	20	pF
$\overline{CS}$ Capacitance	C <sub>CS</sub>	V <sub>IN</sub> = 0V, f = 1.0MHz	12	pF
DQ Capacitance	C <sub>I/O</sub>	V <sub>IN</sub> = 0V, f = 1.0MHz	12	pF
Address Input Capacitance	C <sub>AD</sub>	V <sub>IN</sub> = 0V, f = 1.0MHz	20	pF
Byte Select Capacitance	C <sub>BS</sub>	V <sub>IN</sub> = 0V, f = 1.0MHz	12	pF

This parameter is guaranteed by design but not tested.

**DC CHARACTERISTICS**  
(V<sub>CC</sub> = 5V, V<sub>SS</sub> = 0V, T<sub>A</sub> = -40 to +85°C)

Parameter	Symbol	Conditions	12 & 15		17, 20, 25		Units
			Min	Max	Min	Max	
Input Leakage Current	I <sub>LI</sub>	V <sub>CC</sub> = 5.5, V <sub>IN</sub> = V <sub>SS</sub> to V <sub>CC</sub>		10		10	μA
Output Leakage Current	I <sub>LO</sub>	$\overline{CS}$ = V <sub>IH</sub> , $\overline{OE}$ = V <sub>IH</sub> , V <sub>OUT</sub> = V <sub>SS</sub> to V <sub>CC</sub>		10		10	μA
Operating Supply Current x 32 Mode	I <sub>CC</sub> x 32	$\overline{CS}$ = V <sub>IL</sub> , $\overline{OE}$ = V <sub>IH</sub> , f = 5MHz, V <sub>CC</sub> = 5.5		540		520	mA
Standby Current	I <sub>SB</sub>	$\overline{CS}$ = V <sub>IH</sub> , $\overline{OE}$ = V <sub>IH</sub> , f = 5MHz, V <sub>CC</sub> = 5.5		50		34	mA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8mA, V <sub>CC</sub> = 4.5		0.4		0.4	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4.0mA, V <sub>CC</sub> = 4.5	2.4		2.4		V

NOTE: DC test conditions: V<sub>IH</sub> = V<sub>CC</sub> - 0.3V, V<sub>IL</sub> = 0.3V



### AC CHARACTERISTICS

(V<sub>CC</sub> = 5.0V, V<sub>SS</sub> = 0V, T<sub>A</sub> = -40°C to +85°C)

Parameter	Symbol	-12		-15		-17		-20		-25		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
<b>Read Cycle</b>												
Read Cycle Time	t <sub>RC</sub>	12		15		17		20		25		ns
Address Access Time	t <sub>AA</sub>		12		15		17		20		25	ns
Output Hold from Address Change	t <sub>OH</sub>	0		0		0		0		0		ns
Chip Select Access Time	t <sub>ACS</sub>		12		15		17		20		25	ns
Output Enable to Output Valid	t <sub>OE</sub>		8		10		10		12		15	ns
Chip Select to Output in Low Z	t <sub>CLZ</sub> <sup>1</sup>	2		2		2		2		2		ns
Output Enable to Output in Low Z	t <sub>OLZ</sub> <sup>1</sup>	0		0		0		0		0		ns
Chip Disable to Output in High Z	t <sub>CHZ</sub> <sup>1</sup>		7		9		9		10		12	ns
Output Disable to Output in High Z	t <sub>OHZ</sub> <sup>1</sup>		7		9		9		10		12	ns
Byte Select Access Time	t <sub>BA</sub>		8		10		10		12		14	ns
Byte Select Enable to Low Z Output	t <sub>BLZ</sub> <sup>1</sup>	0		0		0		0		0		ns
Byte Select Disable to High Z Output	t <sub>BHZ</sub> <sup>1</sup>		7		9		9		10		12	ns

1. This parameter is guaranteed by design but not tested.


### AC CHARACTERISTICS

(V<sub>CC</sub> = 5.0V, V<sub>SS</sub> = 0V, T<sub>A</sub> = -40°C to +85°C)

Parameter	Symbol	-12		-15		-17		-20		-25		Units
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
<b>Write Cycle</b>												
Write Cycle Time	t <sub>WC</sub>	12		15		17		20		25		ns
Chip Select to End of Write	t <sub>CW</sub>	10		12		14		17		20		ns
Address Valid to End of Write	t <sub>AW</sub>	10		12		14		17		20		ns
Data Valid to End of Write	t <sub>DW</sub>	8		10		10		12		15		ns
Write Pulse Width	t <sub>WP</sub>	10		12		14		17		20		ns
Address Setup Time	t <sub>AS</sub>	0		0		0		0		0		ns
Address Hold Time	t <sub>AH</sub>	0		0		2		2		2		ns
Output Active from End of Write	t <sub>OW</sub> <sup>1</sup>	0		0		0		0		0		ns
Write Enable to Output in High Z	t <sub>WHZ</sub> <sup>1</sup>		7		8		9		10		10	ns
Data Hold Time	t <sub>DH</sub>	0		0		0		0		0		ns
Byte Select Valid to End of Write	t <sub>BW</sub>	10		12		14		17		20		ns

1. This parameter is guaranteed by design but not tested.

### AC TEST CIRCUIT



### AC TEST CONDITIONS


Parameter	Typ	Unit
Input Pulse Levels	V <sub>IL</sub> = 0, V <sub>IH</sub> = 3.0	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

#### NOTES:


V<sub>z</sub> is programmable from -2V to +7V.  
 I<sub>OL</sub> & I<sub>OH</sub> programmable from 0 to 16mA.  
 Tester Impedance Z<sub>0</sub> = 75 Ω.  
 V<sub>z</sub> is typically the midpoint of V<sub>OH</sub> and V<sub>OL</sub>.  
 I<sub>OL</sub> & I<sub>OH</sub> are adjusted to simulate a typical resistive load circuit.  
 ATE tester includes jig capacitance.




TIMING WAVEFORM - READ CYCLE




WRITE CYCLE -  $\overline{WE}$  CONTROLLED



WRITE CYCLE -  $\overline{CS}$  CONTROLLED




WRITE CYCLE -  $\overline{BS}$  CONTROLLED





PACKAGE 706: 68 LEAD PLCC



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

ORDERING INFORMATION

W P S 256K 32 X - XX P J X

DEVICE GRADE:

- C = Commercial 0°C to +70°C
- I = Industrial -40°C to +85°C

PACKAGE TYPE:

PJ = 68 Lead Plastic PLCC (Package 706)

ACCESS TIME (ns)

IMPROVEMENT MARK:

- B = BiCMOS
- Blank = CMOS

ORGANIZATION, 256K x 32

SRAM

Plastic Encapsulated Multichip Module

WHITE MICROELECTRONICS