

# 1M x 16 Static RAM

#### **Features**

- · High speed
  - $t_{AA} = 10 \text{ ns}$
- · Low active power
  - 990 mW (max.)
- Operating voltages of 3.3 ± 0.3V
- · 2.0V data retention
- · Automatic power-down when deselected
- . TTL-compatible inputs and outputs
- Easy memory expansion with CE<sub>1</sub> and CE<sub>2</sub> features
- Available in Pb-free and non Pb-free 54-pin TSOP II package and non Pb-free 60-ball fine-pitch ball grid array (FBGA) package

## **Functional Description**

The CY7C1061AV33 is a high-performance CMOS Static RAM organized as 1,048,576 words by 16 bits.

Writing to the device is accomplished by enabling the chip (CE<sub>1</sub> LOW and CE<sub>2</sub> HIGH) while forcing the Write Enable


 $(\overline{\text{WE}})$  input LOW. If Byte Low Enable  $(\overline{\text{BLE}})$  is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>), is written into the location specified on the address pins (A<sub>0</sub> through A<sub>19</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>19</sub>).

Reading from the device is accomplished by enabling the chip by taking  $CE_1$  LOW and  $CE_2$  HIGH while forcing the Output Enable (OE) LOW and the Write Enable (OE) HIGH. If Byte Low Enable (OE) is LOW, then data from the memory location specified by the address pins will appear on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (OE) is LOW, then data from memory will appear on I/O<sub>8</sub> to I/O<sub>15</sub>. See the truth table at the back of this data sheet for a complete description of Read and Write modes.

The input/output pins (I/O $_0$  through I/O $_{15}$ ) are placed <u>in a</u> high-impedance state when the device is d<u>ese</u>lected (CE $_1$  <u>HIGH/CE $_2$  LO</u>W), the outputs <u>are disabled (OE HIGH)</u>, the BHE and BLE <u>are disabled (BHE, BLE HIGH)</u>, or during a Write operation (CE $_1$  LOW, CE $_2$  HIGH, and WE LOW).

The CY7C1061AV33 is available in a 54-pin TSOP II package with center power and ground (revolutionary) pinout, and a 60-ball fine-pitch ball grid array (FBGA) package.

# Logic Block Diagram



# Pin Configurations<sup>[1, 2]</sup>

TSOP II (Top View)
I/O<sub>12</sub> 1 54 1/O<sub>11</sub>

V<sub>CC</sub>□ 2 53 VSS I/O<sub>13</sub> ☐ 3 52 I/O<sub>10</sub> I/O<sub>14</sub> 4 V<sub>SS</sub> 5 I/O<sub>15</sub> 6 A<sub>4</sub> 7 A<sub>3</sub> 8 51 1/O<sub>9</sub> 50 VCC 49 I/O<sub>8</sub> 48 A<sub>5</sub> 47 □ A<sub>6</sub> A<sub>2</sub> □ 9 46 A<sub>7</sub> A<sub>1</sub> ☐ 10 45 □ A<sub>8</sub> 44 A<sub>9</sub> A<sub>9</sub> A<sub>3</sub> NC \_A<sub>0</sub>□ 11 BHE□ 12 42 □ ŌE CE<sub>1</sub>□ 13 V<u>cc</u>□ <sub>14</sub> 41 VSS WE L 15 40 DNU (Do Not Use) 39 BLE 38 A<sub>10</sub> 37 □A<sub>11</sub> A<sub>17</sub>□ 19 36 🗆 A<sub>12</sub> A<sub>16</sub> 20 A<sub>15</sub> 21 35 A<sub>13</sub> 34 A<sub>14</sub> I/O0 = 22 33 I/O<sub>7</sub> 32 V<sub>SS</sub> V<sub>CC</sub> 23 I/O<sub>1</sub> 24 I/O<sub>2</sub> 25 V<sub>SS</sub> 26 31 | I/O<sub>6</sub> 30 | I/O<sub>5</sub> 29 | V<sub>CC</sub> I/O<sub>3</sub> 27 28 I/O<sub>4</sub>




### **Selection Guide**

		-10	-12	Unit
Maximum Access Time		10	12	ns
Maximum Operating Current	Commercial	275	260	mA
	Industrial	275	260	
Maximum CMOS Standby Current	Commercial/Industrial	50	50	mA

# Pin Configurations<sup>[1, 2]</sup>

#### 60-ball FBGA



- Notes:
  1. NC pins are not connected on the die.
  2. DNU pins have to be left floating or tied to VSS to ensure proper application.



### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ......-65°C to +150°C

Ambient Temperature with

Power Applied......-55°C to +125°C

Supply Voltage on V<sub>CC</sub> to Relative GND<sup>[3]</sup> .... –0.5V to +4.6V

DC Voltage Applied to Outputs

in High-Z State<sup>[3]</sup>.....-0.5V to V<sub>CC</sub> + 0.5V

DC Input Voltage <sup>[3]</sup>	-0.5V to V <sub>CC</sub> + 0.5V
Current into Outputs (LOW)	20 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>
Commercial	0°C to +70°C	$3.3\text{V} \pm 0.3\text{V}$
Industrial	–40°C to +85°C	


# **DC Electrical Characteristics** Over the Operating Range

				-10		-		
Parameter	Description	Test Conditions		Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -$	4.0 mA	2.4		2.4		V
$V_{OL}$	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 8$	.0 mA		0.4		0.4	V
$V_{IH}$	Input HIGH Voltage			2.0	$V_{CC} + 0.3$	2.0	$V_{CC} + 0.3$	V
$V_{IL}$	Input LOW Voltage <sup>[3]</sup>			-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_1 \le V_{CC}$		-1	+1	-1	+1	μΑ
l <sub>oz</sub>	Output Leakage Current	$GND \leq V_{OUT} \leq V_{CC}$	Output Disabled	-1	+1	-1	+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating	V <sub>CC</sub> = Max.,	Commercial		275		260	mA
	Supply Current	$f = f_{MAX} = 1/t_{RC}$	Industrial		275		260	mΑ
I <sub>SB1</sub>	Automatic CE Power-down Current —TTL Inputs	$CE_2 \leftarrow V_{IL}$ , Max. V $V_{IN} \geq V_{IH}$ or $V_{IN} \leq V_{IL}$ , $f = f_{MAX}$	CC, CE ≥ V <sub>IH</sub>		70		70	mA
I <sub>SB2</sub>	Automatic CE Power-down Current —CMOS Inputs	$\begin{array}{l} CE_2 <= 0.3V \\ \underline{Ma}x. \ V_{CC}, \\ CE \geq V_{CC} - 0.3V, \\ V_{IN} \geq V_{CC} - 0.3V, \\ \text{or } V_{IN} \leq 0.3V, \ f = 0 \end{array}$	Commercial/ Industrial		50		50	mA

## Capacitance<sup>[4]</sup>

Parameter	Description	Test Conditions	TSOP II	FBGA	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = 3.3$ V	6	8	pF
C <sub>OUT</sub>	I/O Capacitance		8	10	pF

## AC Test Loads and Waveforms<sup>[5]</sup>



#### Notes:

- V<sub>IL</sub> (min.) = -2.0V for pulse durations of less than 20 ns.
   Tested initially and after any design or process changes that may affect these parameters.
- Valid SRAM operation does not occur until the power supplies have reached the minimum operating V<sub>DD</sub> (3.0V). As soon as 1ms (T<sub>power</sub>) after reaching the minimum operating V<sub>DD</sub>, normal SRAM operation can begin including reduction in V<sub>DD</sub> to the data retention (V<sub>CCDR</sub>, 2.0V) voltage.



# **AC Switching Characteristics** Over the Operating Range [7]


		_	10	-12		
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Read Cycle		•				
t <sub>power</sub>	V <sub>CC</sub> (typical) to the first access <sup>[8]</sup>	1		1		ms
t <sub>RC</sub>	Read Cycle Time	10		12		ns
t <sub>AA</sub>	Address to Data Valid		10		12	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to Data Valid		10		12	ns
t <sub>DOE</sub>	OE LOW to Data Valid		5		6	ns
t <sub>LZOE</sub>	OE LOW to Low-Z	1		1		ns
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[9]</sup>		5		6	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to Low-Z <sup>[9]</sup>	3		3		ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH/CE <sub>2</sub> LOW to High-Z <sup>[9]</sup>		5		6	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to Power-Up <sup>[10]</sup>	0		0		ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH/CE <sub>2</sub> LOW to Power-Down <sup>[10]</sup>		10		12	ns
t <sub>DBE</sub>	Byte Enable to Data Valid		5		6	ns
t <sub>LZBE</sub>	Byte Enable to Low-Z	1		1		ns
t <sub>HZBE</sub>	Byte Disable to High-Z		5		6	ns
Write Cycle <sup>[11, 12]</sup>		•				
t <sub>WC</sub>	Write Cycle Time	10		12		ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW/CE <sub>2</sub> HIGH to Write End	7		8		ns
t <sub>AW</sub>	Address Set-up to Write End	7		8		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	7		8		ns
t <sub>SD</sub>	Data Set-up to Write End	5.5		6		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[9]</sup>	3		3		ns
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[9]</sup>		5		6	ns
t <sub>BW</sub>	Byte Enable to End of Write	7		8		ns

#### Notes:

- Notes:
   6. Valid SRAM operation does not occur until the power supplies have reached the minimum operating V<sub>DD</sub> (3.0V). As soon as 1ms (T<sub>power</sub>) after reaching the minimum operating V<sub>DD</sub>, normal SRAM operation can begin including reduction in V<sub>DD</sub> to the data retention (V<sub>CCDR</sub>, 2.0V) voltage.
   7. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified lo<sub>L</sub>/l<sub>OH</sub> and specified transmission line loads. Test conditions for the Read cycle use output loading shown in part a) of the AC test loads, unless specified otherwise.
- This part has a voltage regulator which steps down the voltage from 3V to 2V internally. t<sub>power</sub> time has to be provided initially before a Read/Write operation is started.
- $t_{HZOE}$ ,  $t_{HZWE}$ ,  $t_{HZWE}$ ,  $t_{HZBE}$  and  $t_{LZOE}$ ,  $t_{LZOE}$ ,  $t_{LZOE}$ ,  $t_{LZDE}$  are specified with a load capacitance of 5 pF as in (b) of AC Test Loads. Transition is measured  $\pm 200$  mV from steady-state voltage.
- 10. These parameters are guaranteed by design and are not tested.
- 11. The internal Write time of the memory is defined by the overlap of CE<sub>1</sub> LOW (CE<sub>2</sub> HIGH) and WE LOW. Chip enables must be active and WE and byte enables must be LOW to initiate a Write, and the transition of any of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.
- 12. The minimum Write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.




### **Data Retention Waveform**




# **Switching Waveforms**

Read Cycle No. 1<sup>[13,14]</sup>



# Read Cycle No. 2(OE Controlled)[14, 15]




#### Notes:

- 13. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{BHE}$  and/or  $\overline{BHE}$  =  $V_{IL}$ .  $\overline{CE2}$  =  $V_{IH}$ . 14.  $\overline{WE}$  is HIGH for Read cycle.
- 15. Address valid prior to or coincident with  $\overline{\text{CE}}_1$  transition LOW and  $\text{CE}_2$  transition HIGH.




# **Switching Waveforms** (continued)

Write Cycle No. 1(CE Controlled)[16,17,18]



# Write Cycle No. 2(BLE or BHE Controlled)



- Notes:

  16. Data I/O is high-impedance if  $\overline{OE}$  or  $\overline{BHE}$  and/or  $\overline{BLE}$  =  $V_{IH}$ .


  17. If  $\overline{CE}_1$  goes HIGH simultaneously with  $\overline{WE}$  going HIGH, the output remains in a high-impedance state.

  18.  $\overline{CE}$  is a shorthand combination of both  $\overline{CE}_1$  and  $\overline{CE}_2$  combined. It is active LOW.



# Switching Waveforms (continued)

Write Cycle No. 3( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)[16,17,18]





# **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	OE	WE	BLE	BHE	I/O <sub>0</sub> -I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Mode	Power
Н	Χ	Χ	Χ	Χ	Χ	High-Z	High-Z	Power-down	Standby (I <sub>SB</sub> )
Х	L	Χ	Χ	Χ	Χ	High-Z	High-Z	Power-down	Standby (I <sub>SB</sub> )
L	Η	Ш	Н	L	Ш	Data Out	Data Out	Read All Bits	Active (I <sub>CC</sub> )
L	Н	L	Н	Г	Н	Data Out	High-Z	Read Lower Bits Only	Active (I <sub>CC</sub> )
L	Н	L	Н	I	L	High-Z	Data Out	Read Upper Bits Only	Active (I <sub>CC</sub> )
L	Н	Χ	L	Г	L	Data In	Data In	Write All Bits	Active (I <sub>CC</sub> )
L	Н	Χ	L	L	Н	Data In	High-Z	Write Lower Bits Only	Active (I <sub>CC</sub> )
L	Н	Χ	L	Н	L	High-Z	Data In	Write Upper Bits Only	Active (I <sub>CC</sub> )
L	Н	Н	Н	Χ	Χ	High-Z	High-Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

# **Ordering Information**


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range	
10	CY7C1061AV33-10ZXC	51-85160	54-pin TSOP II (Pb-free)	Commercial	
	CY7C1061AV33-10BAC	51-85162	60-ball (8 mm x 20 mm x 1.2 mm) FBGA		
	CY7C1061AV33-10ZI	51-85160	54-pin TSOP II	Industrial	
	CY7C1061AV33-10ZXI		54-pin TSOP II (Pb-free)		
	CY7C1061AV33-10BAI	51-85162	60-ball (8 mm x 20 mm x 1.2 mm) FBGA		
12	CY7C1061AV33-12ZC	51-85160	54-pin TSOP II	Commercial	
	CY7C1061AV33-12ZXC		54-pin TSOP II (Pb-free)		
	CY7C1061AV33-12BAC	51-85162	60-ball (8 mm x 20 mm x 1.2 mm) FBGA		
	CY7C1061AV33-12ZI	51-85160	54-pin TSOP II	Industrial	
	CY7C1061AV33-12ZXI		54-pin TSOP II (Pb-free)		
	CY7C1061AV33-12BAI	51-85162	60-ball (8 mm x 20 mm x 1.2 mm) FBGA		


Contact local Cypress representative for availability of the these parts.





# **Package Diagrams**

# 54-pin TSOP II (51-85160)












## Package Diagrams (continued)

## 60-ball FBGA (8 mm x 20 mm x 1.2 mm) (51-85162)



All products and company names mentioned in this document may be the trademarks of their respective holders.



# **Document History Page**

Document Title: CY7C1061AV33 1M x 16 Static RAM Document Number: 38-05256 Issue Orig. of REV. ECN NO. Date Change **Description of Change** 113725 03/28/02 NSL New Data Sheet \*A 117058 07/31/02 DFP Removed 15-ns bin \*B DFP 117989 08/30/02 Added 8-ns bin Changed Icc for 8, 10, 12 bins  $t_{power}$  changed from 1  $\mu s$  to 1 ms. Load Cap Comment changed (for Tx line load) t<sub>SD</sub> changed to 5.5 ns for the 10-ns bin Changed some 8-ns bin numbers (t<sub>HZ</sub>, t<sub>DOE</sub>, t<sub>DBE</sub>) Removed hz<lz comments from data sheet \*C 11/06/02 DFP 120383 Final data sheet Added note 3 to "AC Test Loads and Waveforms" and note 7 to  $t_{pu}$  and  $t_{pd}$  Updated Input/Output Caps (for 48BGA only) to 8 pF/10 pF and for the 54-pin TSOP to 6/8 pF \*D 124439 2/25/03 MEG Changed ISB1 from 100 mA to 70 mA Shaded fBGA production ordering information NXR\*E 492137 See ECN Corrected Block Diagram on page #1 Removed 8 ns speed bin Changed 48-Ball FBGA to 60-Ball FBGA in Pin Configuration Included Note #1 and 2 on page #2 Changed the description of I<sub>IX</sub> from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Updated the Ordering Information Table \*F 508117 See ECN **NXR** Updated FBGA Pin Configuration

Updated Ordering Information table