


CD54/74HC40102, CD54/74HCT40102 CD54/74HC40103, CD54/74HCT40103

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

The Harris CD54/74HC40102, 40103 and CD54/74HCT40102, 40103 are manufactured with high speed silicon gate technology and consist of an 8-stage synchronous down counter with a single output which is active when the internal count is zero. The 40102 is configured as two cascaded 4-bit BCD counters, and the 40103 contains a single 8-bit binary counter. Each type has control inputs for enabling or disabling the clock, for clearing the counter to its maximum count, and for presetting the counter either synchronously or asynchronously. All control inputs and the TC output are active-low logic.

In normal operation, the counter is decremented by one count on each positive transition of the CLOCK (CP). Counting is inhibited when the TE input is high. The TC output goes low when the count reaches zero if the TE input is low, and remains low for one full clock period.

When the PE input is low, data at the P0-P7 inputs are clocked into the counter on the next positive clock transition regardless of the state of the TE input. When the PL input is low, data at the P0-P7 inputs are asynchronously forced into the counter regardless of the state of the PE, TE, or CLOCK inputs. Input P0-P7 represent two 4-bit BCD words for the 40102 and a single 8-bit binary word for the 40103. When the MR input is low, the counter is asynchronously cleared to its maximum count (99_{10} for the 40102 and 255_{10} for the 40103) regardless of the state of any other input. The precedence relationship between control inputs is indicated in the truth table.

If all control inputs except TE are high at the time of zero count, the counters will jump to the maximum count, giving a counting sequence of 100 or 256 clock pulses long.

The 40102 and 40103 may be cascaded using the TE input and the TC output, in either a synchronous or ripple mode.

8-Stage Synchronous Down Counters

40102 - 2-Decade BCD Type

40103 - 8-Bit Binary Type

Type Features:

- *Synchronous or asynchronous preset*
- *Cascadable in synchronous or ripple mode*

Family Features:

- *Fanout (Over Temperature Range):*
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- *Wide Operating Temperature Range:*
-55 to +125°C
- *Balanced Propagation Delay and Transition Times*
- *Significant Power Reduction Compared to LSTTL Logic ICs*
- *Alternate Source is Philips/Signetics*
- *CD54HC/CD74HC Types:*
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} :
 $@ V_{CC} = 5\text{ V}$
- *CD54HCT/CD74HCT Types:*
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8\text{ V Max.}$, $V_{IH} = 2\text{ V Min.}$
CMOS Input Compatibility
 $I_i \leq 1\text{ }\mu\text{A} @ V_{OL}, V_{OH}$

These circuits possess the low power consumption usually associated with CMOS circuitry, yet have speeds comparable to low power Schottky TTL circuits and can drive up to 10 LSTTL loads.

The CD54HC40102, 40103, and CD54HCT40102, 40103 are supplied in 16-lead hermetic dual-in-line ceramic packages (F suffix). The CD74HC40102, 40103 and CD74HCT40102, 40103 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).



HRISS141

CD54/74HC40102, CD54/74HCT40102 CD54/74HC40103, CD54/74HCT40103

MAXIMUM RATINGS, Absolute-Maximum Values:**DC SUPPLY-VOLTAGE, (V_{cc}):**

(Voltages referenced to ground) -0.5 to +7 V

DC INPUT DIODE CURRENT, I_{in} (FOR $V_i < -0.5$ V OR $V_i > V_{cc} + 0.5$ V) ±20mADC OUTPUT DIODE CURRENT, I_{on} (FOR $V_o < -0.5$ V OR $V_o > V_{cc} + 0.5$ V) ±20mADC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V < V_o < $V_{cc} + 0.5$ V) ±25mADC V_{cc} OR GROUND CURRENT (I_{cc}) ±50mA**POWER DISSIPATION PER PACKAGE (P_D):**For $T_A = -55$ to +100°C (PACKAGE TYPE E, F, H) 500 mWFor $T_A = +100$ to +125°C (PACKAGE TYPE E, F, H) Derate Linearly at 8 mW/°C to 300 mWFor $T_A = -55$ to +70°C (PACKAGE TYPE M) 400 mWFor $T_A = +70$ to +125°C (PACKAGE TYPE M) Derate Linearly at 8 mW/°C to 70 mW**OPERATING-TEMPERATURE RANGE (T_A):** -55 to +125°C**STORAGE TEMPERATURE (T_{sg}):** -65 to +150°C**LEAD TEMPERATURE (DURING SOLDERING):**At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. +265°CUnit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm)

with solder contacting lead tips only +300°C

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A = Full Package Temperature Range) V_{cc} :			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_i , V_o	0	V_{cc}	V
Operating Temperature T_A	-55	+125	°C
Input Rise and Fall Times, t_r , t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

Technical Data

CD54/74HC40102, CD54/74HCT40102 CD54/74HC40103, CD54/74HCT40103




Fig. 1 - Logic diagram for the CD54/74HC/HCT40102.

TRUTH TABLE

CONTROL INPUTS				PRESET MODE	ACTION
\overline{MR}	\overline{PL}	\overline{PE}	\overline{TE}		
1	1	1	1	Synchronous	Inhibit Counter
1	1	1	0		Count Down
1	1	0	X		Preset On Next Positive Clock Transition
1	0	X	X	Asynchronously	Preset Asynchronously
0	X	X	X		Clear to Maximum Count

Notes:

1. 0 = Low Level
- 1 = High Level
- X = Don't Care
2. Clock Connected to Clock Input.

3. Synchronous operation: Changes Occur on Negative-to-Positive Clock Transitions.
4. Load Inputs: 40102 BCD: MSD = P7, P6, P5, P4 (P7 is MSB)
LSD = P3, P2, P1, P0 (P3 is MSB)
- 40103 Binary: MSB = P7, LSB = P0

**CD54/74HC40102, CD54/74HCT40102
CD54/74HC40103, CD54/74HCT40103**





Fig. 2 - Logic diagram for the CD54/74HC/HCT40103.



Flip-Flop detail.

Technical Data

CD54/74HC40102, CD54/74HCT40102 CD54/74HC40103, CD54/74HCT40103

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTICS	CD74HC40102-40103/CD54HC40102-40103								CD74HCT40102-40103/CD54HCT40102-40103								UNITS					
	TEST CONDITIONS			AMBIENT TEMPERATURE (T_A)						TEST CONDITIONS			AMBIENT TEMPERATURE (T_A)									
	V_i V	I_o mA	V_{cc} V	+25°C			-40/ +85°C		-55/ +125°C		V_i V	V_{cc} V	+25°C			-40/ +85°C		-55/ +125°C				
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max					
High-Level Input Voltage	V_{ih}			2	1.5	—	—	1.5	—	1.5	—	—	4.5 10 5.5	2	—	—	2	—	2	—		
				4.5	3.15	—	—	3.15	—	3.15	—											
				6	4.2	—	—	4.2	—	4.2	—											
Low-Level Input Voltage	V_{il}			2	—	—	0.5	—	0.5	—	0.5	—	4.5 10 5.5	—	—	0.8	—	0.8	—	0.8	V	
				4.5	—	—	1.35	—	1.35	—	1.35											
				6	—	—	1.8	—	1.8	—	1.8											
High-Level Output Voltage CMOS Loads	V_{oh} or V_{ih}	-0.02		2	1.9	—	—	1.9	—	1.9	—	V_{il} or V_{ih}	4.5 4.4 5.5	4.4	—	—	4.4	—	4.4	—	V	
				4.5	4.4	—	—	4.4	—	4.4	—											
				6	5.9	—	—	5.9	—	5.9	—											
TTL Loads	V_{il} or V_{ih}	-4		4.5	3.98	—	—	3.84	—	3.7	—	V_{il} or V_{ih}	4.5 4.5 5.5	3.98	—	—	3.84	—	3.7	—	V	
				6	5.48	—	—	5.34	—	5.2	—											
				2	—	—	0.1	—	0.1	—	0.1	V_{il} or V_{ih}	4.5 4.5 5.5	—	—	0.1	—	0.1	—	0.1	V	
Low-Level Output Voltage CMOS Loads	V_{ol} or V_{ih}	0.02		4.5	—	—	0.1	—	0.1	—												
				6	—	—	0.1	—	0.1	—	0.1											
				2	—	—	0.26	—	0.33	—	0.4	V_{il} or V_{ih}	4.5 4.5 5.5	—	—	0.26	—	0.33	—	0.4	V	
TTL Loads	V_{il} or V_{ih}	4		4.5	—	—	0.26	—	0.33	—	0.4											
				6	—	—	0.26	—	0.33	—	0.4											
				2	—	—	±0.1	—	±1	—	±1	Any Voltage Between V_{cc} and Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA	
Quiescent Device Current	I_{cc}	V_{cc} or Gnd	0	6	—	—	8	—	80	—	160		V_{cc} or Gnd	5.5	—	—	8	—	80	—	160	μA
				4	—	—	—	—	—	—	—											
				6	—	—	—	—	—	—	—											
Additional Quiescent Device Current per Input Pin: 1 Unit Load	ΔI_{cc} *											$V_{cc} - 2.1$	4.5 10 5.5	—	100	360	—	450	—	490	μA	

*For dual-supply systems theoretical worst case ($V_i = 2.4$ V, $V_{cc} = 5.5$ V) specification is 1.8 mA.

HCT Input Loading Table

Input	Unit Loads *
P0 - P7	0.20
TE, MR	0.40
CP	0.60
PE	0.80
PL	1.35

* Unit load is ΔI_{cc} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC40102, CD54/74HCT40102 CD54/74HC40103, CD54/74HCT40103

SWITCHING CHARACTERISTICS (V_{CC} = 5 V, T_A = 25°C, Input t_l, t_h = 6 ns)

CHARACTERISTIC	SYMBOL	C _L (pF)	TYPICAL VALUES		UNITS
			HC	HCT	
Propagation Delay CP to $\overline{T}C$ (Sync. Preset)	t _{PHL}	15	25	25	ns
	t _{PLH}				
CP to $\overline{T}C$ (Async. Preset)	t _{PHL}	15	25	26	ns
	t _{PLH}				
\overline{TE} to $\overline{T}C$	t _{PHL}	15	17	21	ns
	t _{PLH}				
\overline{PL} to $\overline{T}C$	t _{PHL}	15	23	28	ns
	t _{PLH}				
\overline{MR} to $\overline{T}C$	t _{PHL}	15	23	23	ns
	t _{PLH}				
CP Max. Frequency	f _{MAX.}	15	25	25	MHz
Power Dissipation Capacitance*	C _{PD}	—	25	27	pF

*C_{PD} is used to determine the dynamic power consumption, per package.

$$P_D = C_{PD} V_{CC}^2 f_i + C_L V_{CC}^2 f_o \text{ where:}$$

f_i = input frequency.

f_o = output frequency.

C_L = output load capacitance.

V_{CC} = supply voltage.




Fig. 3 - Timing diagram for HC/HCT40102 and HC/HCT40103.

Technical Data

**CD54/74HC40102, CD54/74HCT40102
CD54/74HC40103, CD54/74HCT40103**

PREREQUISITE FOR SWITCHING FUNCTION

CHARACTERISTIC	SYMBOL	V _{cc}	AMBIENT TEMPERATURE (T _A)												UNITS	
			25°C				-40°C to +85°C				-55°C to +125°C					
			HC		HCT		HC		HCT		HC		HCT			
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
CP Pulse Width	t _w	2	165	—	—	—	205	—	—	—	250	—	—	—	ns	
		4.5	33	—	35	—	41	—	44	—	50	—	53	—	ns	
		6	28	—	—	—	35	—	—	—	43	—	—	—	ns	
PL Pulse Width	t _w	2	125	—	—	—	155	—	—	—	190	—	—	—	ns	
		4.5	25	—	43	—	31	—	54	—	38	—	65	—	ns	
		6	21	—	—	—	26	—	—	—	32	—	—	—	ns	
M _R Pulse Width	t _w	2	125	—	—	—	135	—	—	—	190	—	—	—	ns	
		4.5	25	—	35	—	31	—	44	—	38	—	53	—	ns	
		6	21	—	—	—	26	—	—	—	32	—	—	—	ns	
CP Max. Frequency*	f _{CP(Max.)}	2	3	—	—	—	2	—	—	—	2	—	—	—	MHz	
		4.5	15	—	14	—	12	—	11	—	10	—	9	—	MHz	
		6	18	—	—	—	14	—	—	—	12	—	—	—	MHz	
P to CP Setup Time	t _{su}	2	100	—	—	—	125	—	—	—	150	—	—	—	ns	
		4.5	20	—	24	—	25	—	30	—	30	—	36	—	ns	
		6	17	—	—	—	21	—	—	—	26	—	—	—	ns	
PE to CP Setup Time	t _{su}	2	75	—	—	—	95	—	—	—	110	—	—	—	ns	
		4.5	15	—	20	—	19	—	25	—	22	—	30	—	ns	
		6	13	—	—	—	16	—	—	—	19	—	—	—	ns	
TE to CP Setup Time	t _{su}	2	150	—	—	—	190	—	—	—	225	—	—	—	ns	
		4.5	30	—	40	—	38	—	50	—	45	—	60	—	ns	
		6	26	—	—	—	33	—	—	—	38	—	—	—	ns	
P to CP Hold Time	t _H	2	5	—	—	—	5	—	—	—	5	—	—	—	ns	
		4.5	5	—	5	—	5	—	5	—	5	—	5	—	ns	
		6	5	—	—	—	5	—	—	—	5	—	—	—	ns	
TE to CP Hold Time	t _H	2	0	—	—	—	0	—	—	—	0	—	—	—	ns	
		4.5	0	—	0	—	0	—	0	—	0	—	0	—	ns	
		6	0	—	—	—	0	—	—	—	0	—	—	—	ns	
M _R to CP Removal Time	t _{REM}	2	50	—	—	—	65	—	—	—	75	—	—	—	ns	
		4.5	10	—	10	—	13	—	13	—	15	—	15	—	ns	
		6	9	—	—	—	11	—	—	—	13	—	—	—	ns	
PE to CP Hold Time	t _H	2	2	—	—	—	2	—	—	—	2	—	—	—	ns	
		4.5	2	—	2	—	2	—	2	—	2	—	2	—	ns	
		6	2	—	—	—	2	—	—	—	2	—	—	—	ns	


CD54/74HC40102, CD54/74HCT40102 CD54/74HC40103, CD54/74HCT40103

SWITCHING CHARACTERISTICS (C_L = 50 pF, Input t_l, t_r = 6 ns)

CHARACTERISTIC	SYMBOL	V _{CC}	AMBIENT TEMPERATURE (T _A)												UNITS	
			25°C				-40°C to +85°C				-55°C to +125°C					
			HC		HCT		HC		HCT		HC		HCT			
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.		
Propagation Delay CP to T̄C (Async Preset)	t _{PLH} t _{PHL}	2 4.5 6	— — —	300 60 51	— — —	— — —	375 75 64	— — —	— — —	— — —	450 90 77	— — —	— — —	ns		
CP to T̄C (Sync Preset)	t _{PLH} t _{PHL}	2 4.5 6	— — —	300 60 51	— — —	— — —	375 75 64	— — —	— — —	— — —	450 90 77	— — —	— — —	ns		
T̄E to T̄C	t _{PLH} t _{PHL}	2 4.5 6	— — —	200 40 34	— — —	— — —	250 50 43	— — —	— — —	— — —	300 60 51	— — —	— — —	ns		
P̄L to T̄C	t _{PLH} t _{PHL}	2 4.5 6	— — —	275 55 47	— — —	— — —	345 69 59	— — —	— — —	— — —	415 83 71	— — —	— — —	ns		
M̄R to T̄C	t _{PLH} t _{PHL}	2 4.5 6	— — —	275 55 47	— — —	— — —	345 69 59	— — —	— — —	— — —	415 83 71	— — —	— — —	ns		
Output Transition Time	t _{TLH} t _{THL}	2 4.5 6	— — —	75 15 13	— — —	— — —	95 19 16	— — —	— — —	— — —	110 22 19	— — —	— — —	ns		
Input Capacitance	C _I	—	10	—	10	—	10	—	10	—	10	—	10	—	pF	

*Noncascaded operation only. With cascaded counters clock-to-terminal count propagation delays, count enables (P̄E or T̄E)-to-clock SETUP TIMES, and count enables (P̄E or T̄E)-to-clock HOLD TIMES determine max. clock frequency. For example, with these HC devices:







$$C_P f_{MAX} = \frac{1}{CP\text{-to-}T\bar{C} \text{ prop delay} + T\bar{E}\text{-to-}CP \text{ Setup Time} + T\bar{E}\text{-to-}CP \text{ Hold Time}} = \frac{1}{60+30+0} \approx 11 \text{ MHz}$$



TERMINAL ASSIGNMENT

Technical Data

CD54/74HC40102, CD54/74HCT40102 CD54/74HC40103, CD54/74HCT40103



	CD54/74HC	CD54/74HCT
Input Level	VCC	3 V
V _S	0.5 VCC	1.3 V

Transition times, propagation delay times, setup and hold times, and removal times.