

AS1310

Ultra Low Quiescent Current, Hysteretic DC-DC Step-Up Converter

1 General Description

The AS1310 is an ultra low I_Q hysteretic step-up DC-DC converter optimized for light loads (60mA), where it achieves efficiencies of up to 92%.

AS1310 operates from a 0.7V to 3.6V supply and supports output voltages between 1.8V and 3.3V. Besides the available AS1310 standard variants any variant with output voltages in 50mV steps are available. See [Ordering Information on page 18](#) for more information.

If the input voltage exceeds the output voltage the device is in a feed-through mode and the input is directly connected to the output voltage.

In light load operation, the device enters a sleep mode when most of the internal operating blocks are turned off in order to save power. This mode is active approximately 50 μ s after a current pulse provided that the output is in regulation.

In order to save power the AS1310 features a shutdown mode, where it draws less than 100nA. During shutdown mode the battery is disconnected from the output.

The AS1310 also offers adjustable low battery detection. If the battery voltage decreases below the threshold defined by two external resistors on pin LBI, the LBO output is pulled to logic low.

The AS1310 is available in a TDFN (2x2) 8-pin package.


2 Key Features

- Input voltage range: 0.7V to 3.6V
- Fixed output voltage range: 1.8V to 3.3V
- Output current: 60mA @ $V_{IN}=0.9V$, $V_{OUT}=1.8V$
- Quiescent current: 1 μ A (typ.)
- Shutdown current: < 100nA
- Up to 92% efficiency
- Output disconnect in shutdown
- Feedthrough mode when $V_{IN} > V_{OUT}$
- Adjustable low battery detection
- No external diode or transistor required
- Over temperature protection
- TDFN (2x2) 8-pin package

3 Applications


The AS1310 is an ideal solution for single and dual cell powered devices as blood glucose meters, remote controls, hearing aids, wireless mouse or any light-load application.

Figure 1. AS1310 Typical Application Diagram



4 Pin Assignments

Figure 2. Pin Assignments (Top View)



4.1 Pin Descriptions

Table 1. Pin Descriptions

| Pin Number | Pin Name | Description |
|------------|----------|--|
| 1 | LBI | Low Battery Comparator Input. 0.6V Threshold. May not be left floating. If connected to GND, LBO is working as Power Output OK. |
| 2 | GND | Ground |
| 3 | LX | External Inductor Connector. |
| 4 | VOUT | Output Voltage. Decouple VOUT with a ceramic capacitor as close as possible to VOUT and GND . |
| 5 | REF | Reference Pin. Connect a 100nF ceramic capacitor to this pin. |
| 6 | LBO | Low Battery Comparator Output. Open-drain output. |
| 7 | EN | Enable Pin. Logic controlled shutdown input. 1 = Normal operation; 0 = Shutdown; shutdown current <100nA. |
| 8 | VIN | Battery Voltage Input. Decouple VIN with a 22 μ F ceramic capacitor as close as possible to VIN and GND. |
| 9 | NC | Exposed Pad. This pad is not connected internally. Can be left floating or connect to GND to achieve an optimal thermal performance. |

5 Absolute Maximum Ratings

Stresses beyond those listed in [Table 2](#) may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in [Electrical Characteristics on page 4](#) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 2. Absolute Maximum Ratings

| Parameter | Min | Max | Units | Comments |
|--|------|------------|-------|--|
| Electrical Parameters | | | | |
| VIN, VOUT, EN, LBI, LBO to GND | -0.3 | +5 | V | |
| LX, REF to GND | -0.3 | VOUT + 0.3 | V | |
| Input Current (latch-up immunity) | -100 | 100 | mA | Norm: JEDEC 78 |
| Electrostatic Discharge | | | | |
| Electrostatic Discharge HBM | ±2 | | kV | Norm: MIL 883 E method 3015 |
| Temperature Ranges and Storage Conditions | | | | |
| Thermal Resistance θ_{JA} | +33 | | °C/W | |
| Junction Temperature | | +125 | °C | |
| Storage Temperature Range | -55 | +125 | °C | |
| Package Body Temperature | | +260 | °C | The reflow peak soldering temperature (body temperature) specified is in accordance with <i>IPC/JEDEC J-STD-020 "Moisture/Reflow Sensitivity Classification for Non-Hermetic Solid State Surface Mount Devices"</i> . The lead finish for Pb-free leaded packages is matte tin (100% Sn). |
| Humidity non-condensing | 5 | 85 | % | |
| Moisture Sensitive Level | 1 | | | Represents a maximum floor life time of unlimited |

6 Electrical Characteristics

All limits are guaranteed. The parameters with Min and Max values are guaranteed by production tests or SQC (Statistical Quality Control) methods.

$V_{IN} = 1.5V$, $C1 = C2 = 22\mu F$, $C_{REF} = 100nF$, Typical values are at $T_{AMB} = +25^{\circ}C$ (unless otherwise specified). All limits are guaranteed. The parameters with min and max values are guaranteed with production tests or SQC (Statistical Quality Control) methods.

Table 3. Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|-----------------------------------|--|--|------|------|------|-------------|
| T_{AMB} | Operating Temperature Range | | -40 | | +85 | $^{\circ}C$ |
| Input | | | | | | |
| V_{IN} | Input Voltage Range | | 0.7 | | 3.6 | V |
| | Minimum Startup Voltage | $I_{LOAD} = 1mA$, $T_{AMB} = +25^{\circ}C$ | | 0.7 | 0.8 | V |
| Regulation | | | | | | |
| V_{OUT} | Output Voltage Range | | 1.8 | | 3.3 | V |
| | Output Voltage Tolerance | $I_{LOAD} = 10mA$, $T_{AMB} = +25^{\circ}C$ | -2 | | +2 | % |
| | | $I_{LOAD} = 10mA$ | -3 | | +3 | % |
| | V_{OUT} Lockout Threshold ¹ | Rising Edge | 1.55 | 1.65 | 1.75 | V |
| Operating Current | | | | | | |
| I_Q | Quiescent Current V_{IN} | $V_{OUT} = 1.02 \times V_{OUTNOM}$, $REF = 0.99 \times V_{OUTNOM}$, $T_{AMB} = +25^{\circ}C$ | | | 100 | nA |
| | Quiescent Current V_{OUT} | $V_{OUT} = 1.02 \times V_{ON}$, $REF = 0.99 \times V_{ON}$, No load, $T_{AMB} = +25^{\circ}C$ | 0.8 | 1 | 1.2 | μA |
| I_{SHDN} | Shutdown Current | $T_{AMB} = +25^{\circ}C$ | | | 100 | nA |
| Switches | | | | | | |
| R_{ON} | NMOS | $V_{OUT} = 3V$ | | 0.35 | | Ω |
| | PMOS | | | 0.5 | | Ω |
| | NMOS maximum On-time | | 3.6 | 4.2 | 4.8 | μs |
| I_{PEAK} | Peak Current Limit | | 320 | 400 | 480 | mA |
| | Zero Crossing Current | | 5 | 20 | 35 | mA |
| Enable, Reference | | | | | | |
| V_{ENH} | EN Input Voltage High | | 0.7 | | | V |
| V_{ENL} | EN Input Voltage Low | | | | 0.1 | V |
| I_{EN} | EN Input Bias Current | $EN = 3.6V$, $T_{AMB} = +25^{\circ}C$ | | | 100 | nA |
| I_{REF} | REF Input Bias Current | $REF = 0.99 \times V_{OUTNOM}$, $T_{AMB} = +25^{\circ}C$ | | | 100 | nA |
| Low Battery & Power-OK | | | | | | |
| V_{LBI} | LBI Threshold | Falling Edge | 0.57 | 0.6 | 0.63 | V |
| | LBI Hysteresis | | | 25 | | mV |
| I_{LBI} | LBI Leakage Current | $LBI = 3.6V$, $T_{AMB} = +25^{\circ}C$ | | | 100 | nA |
| V_{LBO} | LBO Voltage Low ² | $I_{LBO} = 1mA$ | | 20 | 100 | mV |
| I_{LBO} | LBO Leakage Current | $LBO = 3.6V$, $T_{AMB} = +25^{\circ}C$ | | | 100 | nA |
| | Power-OK Threshold | $LBI = 0V$, Falling Edge | 90 | 92.5 | 95 | % |

Table 3. Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|---------------------------|------------------|-----------------|-----|-----|-----|-------|
| Thermal Protection | | | | | | |
| | Thermal Shutdown | 10°C Hysteresis | | 150 | | °C |

1. The regulator is in startup mode until this voltage is reached. Caution: Do not apply full load current until the device output > 1.75V
2. LBO goes low in startup mode as well as during normal operation if:
 - The voltage at the LBI pin is below LBI threshold.
 - The voltage at the LBI pin is below 0.1V and V_{OUT} is below 92.5% of its nominal value.

7 Typical Operating Characteristics

T_{AMB} = +25°C, unless otherwise specified.

Figure 3. Efficiency vs. Output Current; V_{OUT} = 1.8V




Figure 4. Efficiency vs. Output Current; V_{OUT} = 1.8V




Figure 5. Efficiency vs. Output Current; V_{OUT} = 3.0V




Figure 6. Efficiency vs. Output Current; V_{OUT} = 3.0V




Figure 7. Efficiency vs. Input Voltage; V_{OUT} = 1.8V




Figure 8. Maximum Output Current vs. Input Voltage




Figure 9. Start-up Voltage vs. Output Current




Figure 10. RON vs. Temperature





Figure 11. Output Voltage Ripple; VIN = 2V, VOUT = 3V, Rload = 100Ω



8 Detailed Description

8.1 Hysteretic Boost Converter

Hysteretic boost converters are so called because comparators are the active elements used to determine on-off timing via current and voltage measurements. There is no continuously operating fixed oscillator, providing an independent timing reference. As a result, a hysteretic or comparator based converter has a very low quiescent current. In addition, because there is no fixed timing reference, the operating frequency is determined by external component (inductor and capacitors) and also the loading on the output.

Ripple at the output is an essential operating component. A power cycle is initiated when the output regulated voltage drops below the nominal value of V_{OUT} ($0.99 \times V_{OUT}$).

Inductor current is monitored by the control loop, ensuring that operation is always dis-continuous.


The application circuit shown in [Figure 1](#) will support many requirements. However, further optimization may be useful, and the following is offered as a guide to changing the passive components to more closely match the end requirement.

8.1.1 Input Loop Timing

The input loop consists of the source dc supply, the input capacitor, the main inductor, and the N-channel power switch. The on timing of the N-channel switch is determined by a peak current measurement or a maximum on time. In the AS1310, peak current is 400mA (typ) and maximum on time is 4.2 μ s (typ). Peak current measurement ensures that the on time varies as the input voltage varies. This imparts line regulation to the converter.

The fixed on-time measurement is something of a safety feature to ensure that the power switch is never permanently on. The fixed on-time is independent of input voltage changes. As a result, no line regulation exists.

Figure 12. Simplified Boost DCDC Architecture



On time of the power switch (Faraday's Law) is given by:


$$T_{ON} = \frac{LI_{PK}}{V_{IN} - (I_{PK}R_{SW1} + I_{PK}R_{L1})} \text{ sec [volts, amps, ohms, Henry]} \quad (\text{EQ } 1)$$

Applying Min and Max values and neglecting the resistive voltage drop across L1 and SW1;

$$T_{ON_MIN} = \frac{L_{MIN} I_{PK_MIN}}{V_{IN_MAX}} \quad (\text{EQ } 2)$$

$$T_{ON_MAX} = \frac{L_{MAX} I_{PK_MAX}}{V_{IN_MIN}} \quad (\text{EQ } 3)$$

Figure 13. Simplified Voltage and Current Waveforms



Another important relationship is the “volt-seconds” law. Expressed as following:

$$V_{ON}T_{ON} = V_{OFF}T_{OFF} \quad (\text{EQ 4})$$

Voltages are those measured across the inductor during each time segment. Figure 13 shows this graphically with the shaded segments marked “A & B”. Re-arranging (EQ 4):

$$\frac{T_{ON}}{T_{OFF}} = \frac{V_{OUT} - V_{IN}}{V_{IN}} \quad (\text{EQ 5})$$

The time segment called T_{WAIT} in Figure 13 is a measure of the “hold-up” time of the output capacitor. While the output voltage is above the threshold ($0.99 \times V_{OUT}$), the output is assumed to be in regulation and no further switching occurs.

8.1.2 Inductor Choice Example

For the AS1310 $V_{IN_MIN} = 0.9V$, $V_{OUT_MAX} = 3.3V$, (EQ 5) gives $T_{on} = 2.66T_{OFF}$.

Let the maximum operating on-time = $1\mu s$.

Note that this is shorter than the minimum limit on-time of $3.6\mu s$. Therefore from (EQ 5), $T_{OFF} = 0.376\mu s$. Using (EQ 3), L_{MAX} is obtained:

$L_{MAX} = 1.875\mu H$. The nearest preferred value is $2.2\mu H$.

This value provides the maximum energy storage for the chosen fixed on-time limit at the minimum V_{IN} .

Energy stored during the on time is given by:

$$E = 0.5L(I_{PK})^2 \text{ Joules (Region A in Figure 13)} \quad (\text{EQ 6})$$

If the overall time period ($T_{ON} + T_{OFF}$) is T, the power taken from the input is:

$$P_{IN} = \frac{0.5L(I_{PK})^2}{T} \text{ Watts} \quad (\text{EQ 7})$$

Assume output power is 0.8 P_{IN} to establish an initial value of operating period T.

T_{WAIT} is determined by the time taken for the output voltage to fall to $0.99V_{OUT}$. The longer the wait time, the lower will be the supply current of the converter. Longer wait times require increased output capacitance. Choose $T_{WAIT} = 10\% T$ as a minimum starting point for maximum energy transfer. For very low power load applications, choose $T_{WAIT} \geq 50\% T$.

8.1.3 Output Loop Timing

The output loop consists of the main inductor, P-channel synchronous switch (or diode if fitted), output capacitor and load. When the input loop is interrupted, the voltage on the LX pin rises (Lenz's Law). At the same time a comparator enables the synchronous switch, and energy stored in the inductor is transferred to the output capacitor and load. Inductor peak current supports the load and replenishes the charge lost from the output capacitor. The magnitude of the current from the inductor is monitored, and as it approaches zero, the synchronous switch is turned off. No switching action continues until the output voltage falls below the output reference point ($0.99 \times V_{OUT}$).

Output power is composed of the dc component (Region C in Figure 13):

$$P_{REGION_C} = V_{IN} \frac{I_{PK} T_{OFF}}{2T} \quad (\text{EQ 8})$$

Output power is also composed of the inductor component (Region B in Figure 13), neglecting efficiency loss:

$$P_{REGION_B} = \frac{0.5L(I_{PK})^2}{T} \quad (\text{EQ 9})$$

Total power delivered to the load is the sum of (EQ 8) and (EQ 9):

$$P_{TOTAL} = V_{IN} \frac{I_{PK} T_{OFF}}{2T} + \frac{0.5L(I_{PK})^2}{T} \quad (\text{EQ 10})$$

From (EQ 3) (using nominal values) peak current is given by:

$$I_{PK} = \frac{T_{ON} V_{IN}}{L} \quad (\text{EQ 11})$$

Substituting (EQ 11) into (EQ 10) and re-arranging:

$$P_{TOTAL} = \frac{V_{IN}^2 T_{ON}}{2TL} (0.9T) \quad (\text{EQ 12})$$

$0.9T$ incorporates a wait time $T_{WAIT} = 10\% T$

Output power in terms of regulated output voltage and load resistance is:

$$P_{OUT} = \frac{V_{OUT}^2}{R_{LOAD}} \quad (\text{EQ 13})$$

Combining (EQ 12) and (EQ 13):

$$\frac{V_{OUT}^2}{R_{LOAD}} = \frac{V_{IN}^2 T_{ON}}{2TL} (0.9T) \eta \quad (\text{EQ 14})$$

Symbol η reflects total energy loss between input and output and is approximately 0.8 for these calculations. Use (EQ 14) to plot duty cycle (T_{ON}/T) changes for various output loadings and changes to V_{IN} .

8.1.4 Input Capacitor Selection

The input capacitor supports the triangular current during the on-time of the power switch, and maintains a broadly constant input voltage during this time. The capacitance value is obtained from choosing a ripple voltage during the on-time of the power switch. Additionally, ripple voltage is generated by the equivalent series resistance (ESR) of the capacitor. For worst case, use maximum peak current values from the datasheet.

$$C_{IN} = \frac{I_{PEAK} T_{ON}}{V_{RIPPLE}} \quad (EQ 15)$$

Using $T_{ON} = 1\mu s$, and $I_{PEAK} = 480mA$, and $V_{RIPPLE} = 50mV$, EQ 15 yields:

$C_{IN} = 9.6\mu F$

Nearest preferred would be $10\mu F$.

$$V_{PK_RIPPLE_ESR} = I_{PK} R_{ESR} \quad (EQ 16)$$

Typically, the ripple due to ESR is not dominant. ESR for the recommended capacitors (Murata GMR), ESR = $5m\Omega$ to $10m\Omega$. For the AS1310, maximum peak current is $480mA$. Ripple due to ESR is $2.4mV$ to $4.8mV$.

Ripple at the input propagates through the common supply connections, and if too high in value can cause problems elsewhere in the system. The input capacitance is an important component to get right.

8.1.5 Output Capacitor Selection

The output capacitor supports the triangular current during the off-time of the power switch (inductor discharge period), and also the load current during the wait time (Region D in Figure 13) and on-time (Region A in Figure 13) of the power switch.

$$C_{OUT} = \frac{I_{LOAD} (T_{ON} + T_{WAIT})}{0.99 V_{OUT_NOM}} \quad (EQ 17)$$

Note: There is also a ripple component due to the equivalent series resistance (ESR) of the capacitor.

8.2 Summary

User Application Defines: V_{INmin} , V_{INmax} , V_{OUTmin} , V_{OUTmax} , $I_{LOADmin}$, $I_{LOADmax}$

Inductor Selection:

Select Max on-time = $0.5\mu s$ to $3\mu s$ for AS1310. Use (EQ 3) to calculate inductor value.

Use (EQ 5) to determine off-time.

Use (EQ 6) to check that power delivery matches load requirements assume 70% conversion efficiency.

Use (EQ 13) to find overall timing period value of T at min V_{IN} and max V_{OUT} for maximum load conditions.


Input Capacitor Selection: Choose a ripple value and use (EQ 14) to find the value.

Output Capacitor Selection: Determine T_{WAIT} via (EQ 6) or (EQ 13), and use (EQ 16) to find the value.

9 Application Information

The AS1310 is available with fixed output voltages from 1.8V to 3.3V in 50mV steps.

Figure 14. AS1310 Block Diagram



9.1 AS1310 Features

Shutdown. The part is in shutdown mode while the voltage at pin EN is below 0.1V and is active when the voltage is higher than 0.7V.

Note: EN can be driven above V_{IN} or V_{OUT}, as long as it is limited to less than 3.6V.

Output Disconnect and Inrush Limiting. During shutdown V_{OUT} is going to 0V and no current from the input source is running through the device. This is true as long as the input voltage is higher than the output voltage.

Feedthrough Mode. If the input voltage is higher than the output voltage the supply voltage is connected to the load through the device. To guarantee a proper function of the AS1310 it is not allowed that the supply exceeds the maximum allowed input voltage (3.6V).

In this feedthrough mode the quiescent current is 35µA (typ.). The device goes back into step-up mode when the output voltage is 4% (typ.) below V_{OUTNOM}.

9.1.1 Power-OK and Low-Battery-Detect Functionality

LBO goes low in startup mode as well as during normal operation if:

- The voltage at the LBI pin is below LBI threshold (0.6V). This can be used to monitor the battery voltage.
- LBI pin is connected to GND and VOUT is below 92.5% of its nominal value. LBO works as a power-OK signal in this case.

The LBI pin can be connected to a resistive-divider to monitor a particular definable voltage and compare it with a 0.6V internal reference. If LBI is connected to GND an internal resistive-divider is activated and connected to the output. Therefore, the Power-OK functionality can be realized with no additional external components.

The Power-OK feature is not active during shutdown and provides a power-on-reset function that can operate down to $V_{IN} = 0.7V$. A capacitor to GND may be added to generate a power-on-reset delay. To obtain a logic-level output, connect a pull-up resistor R_3 from pin LBO to pin VOUT. Larger values for this resistor will help to minimize current consumption; a 100k Ω resistor is perfect for most applications (see Figure 16 on page 13).

For the circuit shown in the left of Figure 15, the input bias current into LBI is very low, permitting large-value resistor-divider networks while maintaining accuracy. Place the resistor-divider network as close to the device as possible. Use a defined resistor for R_2 and then calculate R_1 as:

$$R_1 = R_2 \cdot \left(\frac{V_{IN}}{V_{LBI}} - 1 \right) \quad (\text{EQ 18})$$

Where:

V_{LBI} is 0.6V \pm 30mV

Figure 15. Typical Application with Adjustable Battery Monitoring





Figure 16. Typical Application with LBO working as Power-OK



9.1.2 Thermal Shutdown

To prevent the AS1310 from short-term misuse and overload conditions the chip includes a thermal overload protection. To block the normal operation mode all switches will be turned off. The device is in thermal shutdown when the junction temperature exceeds 150°C. To resume the normal operation the temperature has to drop below 140°C.


A good thermal path has to be provided to dissipate the heat generated within the package. Otherwise it's not possible to operate the AS1310 at its usable maximal power. To dissipate as much heat as possible from the package into a copper plane with as much area as possible, it's recommended to use multiple vias in the printed circuit board. It's also recommended to solder the Exposed Pad (pin 9) to the GND plane.

Note: Continuing operation in thermal overload conditions may damage the device and is considered bad practice.

9.2 Always On Operation

In battery powered applications with long standby times as blood glucose meters, remote controls, soap dispensers, etc., a careful battery management is required. Normally a complex power management control makes sure that the DCDC is only switched on, when it is really needed. With AS1310 this complex control can be saved completely, since the AS1310 is perfectly suited to support always-on operations of the application. The efficiency at standby currents of e.g. 2µAs is around 45% (see Figure 17).

Figure 17. Efficiency vs. Output Current for Always ON Operation



9.3 Component Selection

Only four components are required to complete the design of the step-up converter. The low peak currents of the AS1310 allow the use of low value, low profile inductors and tiny external ceramic capacitors.

9.4 Inductor Selection

For best efficiency, choose an inductor with high frequency core material, such as ferrite, to reduce core losses. The inductor should have low DCR (DC resistance) to reduce the I²R losses, and must be able to handle the peak inductor current without saturating. A 6.8µH inductor with a >500mA current rating and <500mΩ DCR is recommended.

Table 4. Recommended Inductors

| Part Number | L | DCR | Current Rating | Dimensions (L/W/T) | Manufacturer |
|--------------|-------|-------|----------------|--------------------|---|
| XPL2010-682M | 6.8µH | 421mΩ | 0.62A | 2.0x1.9x1.0 mm | Coilcraft www.coilcraft.com |
| EPL2014-682M | 6.8µH | 287mΩ | 0.59A | 2.0x2.0x1.4 mm | |
| LPS3015-682M | 6.8µH | 300mΩ | 0.86A | 3.0x3.0x1.5 mm | |
| LPS3314-682M | 6.8µH | 240mΩ | 0.9A | 3.3x3.3x1.3 mm | |
| LPS4018-682M | 6.8µH | 150mΩ | 1.3A | 3.9x3.9x1.7 mm | |
| XPL7030-682M | 6.8µH | 59mΩ | 9.4A | 7.0x7.0x3.0 mm | |

Table 4. Recommended Inductors

| Part Number | L | DCR | Current Rating | Dimensions (L/W/T) | Manufacturer |
|----------------|-------------|---------------|----------------|--------------------|--|
| LQH32CN6R8M53L | 6.8 μ H | 250m Ω | 0.54A | 3.2x2.5x1.55 mm | Murata www.murata.com |
| LQH3NPN6R8NJ0L | 6.8 μ H | 210m Ω | 0.7A | 3.0x3.0x1.1 mm | |
| LQH44PN6R8MJ0L | 6.8 μ H | 143m Ω | 0.72A | 4.0x4.0x1.1 mm | |

9.5 Capacitor Selection

The converter requires three capacitors. Ceramic X5R or X7R types will minimize ESL and ESR while maintaining capacitance at rated voltage over temperature. The V_{IN} capacitor should be 22 μ F. The V_{OUT} capacitor should be between 22 μ F and 47 μ F. A larger output capacitor should be used if lower peak to peak output voltage ripple is desired. A larger output capacitor will also improve load regulation on V_{OUT}. See Table 5 for a list of capacitors for input and output capacitor selection.

Table 5. Recommended Input and Output Capacitors

| Part Number | C | TC Code | Rated Voltage | Dimensions (L/W/T) | Manufacturer |
|-------------------|------------|---------|---------------|--------------------|--|
| GRM21BR60J226ME99 | 22 μ F | X5R | 6.3V | 0805, T=1.25mm | Murata www.murata.com |
| GRM31CR61C226KE15 | 22 μ F | X5R | 16V | 1206, T=1.6mm | |
| GRM31CR60J475KA01 | 47 μ F | X5R | 6.3V | 1206, T=1.6mm | |

On the pin REF a 10nF capacitor with an Insulation resistance >1G Ω is recommended.

Table 6. Recommended Capacitors for REF

| Part Number | C | TC Code | Insulation Resistance | Rated Voltage | Dimensions (L/W/T) | Manufacturer |
|-------------------|-------|---------|-----------------------|---------------|--------------------|--|
| GRM188R71C104KA01 | 100nF | X7R | >5G Ω | 16V | 0603, T=0.8mm | Murata www.murata.com |
| GRM31CR61C226KE15 | 100nF | X7R | >5G Ω | 50V | 0805, T=1.25mm | |



9.6 Layout Considerations

Relatively high peak currents of 480mA (max) circulate during normal operation of the AS1310. Long printed circuit tracks can generate additional ripple and noise that mask correct operation and prove difficult to “de-bug” during production testing. Referring to Figure 1, the input loop formed by C1, V_{IN} and GND pins should be minimized. Similarly, the output loop formed by C2, V_{OUT} and GND should also be minimized. Ideally both loops should connect to GND in a “star” fashion. Finally, it is important to return C_{REF} to the GND pin directly.

10 Package Drawings and Markings

The device is available in a TDFN (2x2) 8-pin package.

Figure 18. Drawings and Dimensions



| Symbol | Min | Nom | Max |
|--------|----------|-------|-------|
| A | 0.51 | 0.55 | 0.60 |
| A1 | 0.00 | 0.02 | 0.05 |
| A3 | 0.15 REF | | |
| L | 0.225 | 0.325 | 0.425 |
| b | 0.18 | 0.25 | 0.30 |
| D | 2.00 BSC | | |
| E | 2.00 BSC | | |
| e | 0.50 BSC | | |
| D2 | 1.45 | 1.60 | 1.70 |
| E2 | 0.75 | 0.90 | 1.00 |
| aaa | - | 0.15 | - |
| bbb | - | 0.10 | - |
| ccc | - | 0.10 | - |
| ddd | - | 0.05 | - |
| eee | - | 0.08 | - |
| fff | - | 0.10 | - |
| N | 8 | | |

Notes:

1. Dimensioning & tolerancing conform to ASME Y14.5M-1994.
2. All dimensions are in millimeters. Angles are in degrees.
3. Coplanarity applies to the exposed heat slug as well as the terminal.
4. Radius on terminal is optional.
5. N is the total number of terminals.

Revision History

| Revision | Date | Owner | Description |
|----------|--------------|-------|---|
| 1.0 | | afe | Initial revision |
| 1.6 | 06 Mar, 2012 | | Updated Detailed Description and Application Information sections |
| 1.7 | 27 Apr, 2012 | | Detailed Description section updated |

Note: Typos may not be explicitly mentioned under revision history.

11 Ordering Information

The device is available as the standard products shown in [Table 7](#).

Table 7. Ordering Information

| Ordering Code | Marking | Output | Description | Delivery Form | Package |
|-----------------------------|---------|--------|--|---------------|------------------|
| AS1310-BTDT-18 | A2 | 1.8V | Ultra Low Quiescent Current, Hysteretic DC-DC Step-Up Converter | Tape and Reel | TDFN (2x2) 8-pin |
| AS1310-BTDT-20 | A8 | 2.0V | | Tape and Reel | TDFN (2x2) 8-pin |
| AS1310-BTDT-25 | A9 | 2.5V | | Tape and Reel | TDFN (2x2) 8-pin |
| AS1310-BTDT-27 | A7 | 2.7V | | Tape and Reel | TDFN (2x2) 8-pin |
| AS1310-BTDT-30 | A6 | 3.0V | | Tape and Reel | TDFN (2x2) 8-pin |
| AS1310-BTDT-33 ¹ | tbd | 3.3V | | Tape and Reel | TDFN (2x2) 8-pin |
| AS1310-BTDT-xx ² | tbd | tbd | | Tape and Reel | TDFN (2x2) 8-pin |

1. On request

2. Non-standard devices are available between 1.8V and 3.3V in 50mV steps.

Note: All products are RoHS compliant and austriamicrosystems green.

Buy our products or get free samples online at ICdirect: <http://www.austriamicrosystems.com/ICdirect>

Technical Support is available at <http://www.austriamicrosystems.com/Technical-Support>

For further information and requests, please contact us <mailto:sales@austriamicrosystems.com>
or find your local distributor at <http://www.austriamicrosystems.com/distributor>

Copyrights

Copyright © 1997-2012, austriamicrosystems AG, Tobelbaderstrasse 30, 8141 Unterpremstaetten, Austria-Europe. Trademarks Registered ®. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

All products and companies mentioned are trademarks or registered trademarks of their respective companies.

Disclaimer

Devices sold by austriamicrosystems AG are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. austriamicrosystems AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. austriamicrosystems AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with austriamicrosystems AG for current information. This product is intended for use in normal commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by austriamicrosystems AG for each application. For shipments of less than 100 parts the manufacturing flow might show deviations from the standard production flow, such as test flow or test location.

The information furnished here by austriamicrosystems AG is believed to be correct and accurate. However, austriamicrosystems AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of austriamicrosystems AG rendering of technical or other services.



Contact Information

Headquarters

austriamicrosystems AG
Tobelbaderstrasse 30
A-8141 Unterpremstaetten, Austria

Tel: +43 (0) 3136 500 0
Fax: +43 (0) 3136 525 01

For Sales Offices, Distributors and Representatives, please visit:

<http://www.austriamicrosystems.com/contact>