MOS INTEGRATED CIRCUIT μ PD16676

1/16, 1/32 DUTY LCD CONTROLLER/DRIVER WITH RAM

DESCRIPTION

 μ PD16676 is a controller/driver containing RAMs capable of full-dot LCD displays. One of these IC chips can drive the full-dot LCD up to 61-by-16 dots.

These ICs are the most suitable for Kanji character or Chinese character pagers, as well as graphic pagers, displaying 16-by-16 dots per character.

FEATURES

- LCD driver with built-in display RAM
- Dot display RAM: 2560 bits
- Output: 61 segments & 16 commons
- 8-bit parallel interface
- Oscillation circuit incorporated

***** ORDERING INFORMATION

Part Number	Package
μ PD16676P	Chips
μ PD16676W	Wafer


Remark Purchasing the above products in terms of chips per wafer requires an exchange of other documents as well, including a memorandum of the product quality. Therefore, those who are interested in this regard are advised to contact one of our sales representatives for further details.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

Phase-out/Discontinued

μPD16676

* 1. BLOCK DIAGRAM





Phase-out/Discontinued

* 2. PIN CONFIGURATION (PAD LAYOUT)

Chip Size	: 4.04 x 5.53 mm ²
Pad Size Al Area	: 120 x 120 μm²
Pad Size Open Area	: 108 x 108 μm²




Table2–1. Pad Connection

Pin No.	Pin Symbol	I/O	Pin No.	Pin Symbol	I/O
1	COM ⁵	Output	51	SEG ₂₁	Output
2	COM ₆	Output	52	SEG ₂₀	Output
3	COM7	Output	53	SEG19	Output
4	COM ₈	Output	54	SEG ₁₈	Output
5	COM ₉	Output	55	SEG ₁₇	Output
6	COM ₁₀	Output	56	SEG ₁₆	Output
7	COM11	Output	57	SEG ₁₅	Output
8	COM12	Output	58	SEG ₁₄	Output
9	COM12	Output	59	SEG ₁₃	Output
10	COM13 COM14	Output	60	SEG ₁₂	Output
11	COM14 COM15	Output	61	SEG ₁₁	Output
12	SEG ₆₀	Output	62	SEG ₁₀	Output
12	SEG ₅₉	Output	63	SEG ₉	
13	SEG ₅₈		64	SEG ₈	Output
	SEG ₅₈ SEG ₅₇	Output		SEG ₈	Output
15		Output	65		Output
16	SEG ₅₆	Output	66	SEG ₆	Output
17	SEG55	Output	67	SEG₅	Output
18	SEG ₅₄	Output	68	SEG4	Output
19	SEG ₅₃	Output	69	SEG3	Output
20	SEG ₅₂	Output	70	SEG ₂	Output
21	SEG ₅₁	Output	71	SEG1	Output
22	SEG ₅₀	Output	72	SEG ₀	Output
23	SEG49	Output	73	A0	Input
24	SEG ₄₈	Output	74	OSC1	Input
25	SEG47	Output	75	OSC ₂	Output
26	SEG ₄₆	Output	76	E(/RD)	Input
27	SEG ₄₅	Output	77	R,/W(/WR)	Input
28	SEG44	Output	78	Vss	—
29	SEG ₄₃	Output	79	DB ₀	Input/Output
30	SEG ₄₂	Output	80	DB1	Input/Output
31	SEG41	Output	81	DB2	Input/Output
32	SEG40	Output	82	DB₃	Input/Output
33	SEG ₃₉	Output	83	DB4	Input/Output
34	SEG ₃₈	Output	84	DB₅	Input/Output
35	SEG ₃₇	Output	85	DB ₆	Input/Output
36	SEG ₃₆	Output	86	DB7	Input/Output
37	SEG35	Output	87	Vdd	—
38	SEG ₃₄	Output	88	/RESET	Input
39	SEG33	Output	89	FR	Input/Output
40	SEG ₃₂	Output	90	VLC5	
41	SEG ₃₁	Output	91	VLC3	
42	SEG ₃₀	Output	92	VLC2	
43	SEG ₂₉	Output	93	M,/S	Input
44	SEG ₂₈	Output	94	VLC4	_
45	SEG27	Output	95	VLC1	_
46	SEG ₂₆	Output	96	COMo	Output
47	SEG ₂₅	Output	97	COM ₁	Output
48	SEG ₂₄	Output	98	COM ₂	Output
49	SEG ₂₃	Output	99	COM ₃	Output
50	SEG22	Output	100	COM ₄	Output

Data Sheet S10561EJ6V0DS00

Υ (μm)

-757.2

-907.2

-1149.4

-1299.4

-1489.4

-1639.4

-1839.4

<u>-1989.4</u> <u>-2</u>139.4

-2289.4

-2513.4

-2513.4

-2513.4 -2513.4

-2513.4

-2513.4

-2513.4

-2513.4

-2513.4

-2513.4

-2513.4

-2513.4

-2513.4

-2513.4

-2513.4

-2513.4

-2513.4

-2513.4

-2513.4

-2513.4

X (μm)

-1771

-1771

-1767.8

-1767.8

-1767.8

-1767.8

-1767.8

-1767.8

<u>-1767.8</u> -1767.8

-1745

-1595

-1395

<u>-1245</u> -1045

-895

-682.6

-532.2

-382.2

-106.6

69.8

219.8

369.8

569.8

719.8

952.4

1102.4

1252.4

1402.4

1552.4

						1		-
Pin No.	X (μm)	Υ (<i>μ</i> m)	Pin No.	Χ (<i>μ</i> m)	Υ (<i>μ</i> m)		Pin No.	
1	1771	-2230	36	668.8	2517.2		71	
2	1771	-2076	37	518.8	2517.2		72	
3	1771	-1922	38	368.8	2517.2		73	
4	1771	-1768	39	218.8	2517.2		74	
5	1771	-1614	40	68.8	2517.2		75	
6	1771	-1460	41	-81.2	2517.2		76	
7	1771	-1306	42	-231.2	2517.2		77	
8	1771	-1152	43	-381.2	2517.2		78	
9	1771	-998	44	-531.2	2517.2		79	
10	1771	-844	45	-681.2	2517.2		80	
11	1771	-690	46	-831.2	2517.2		81	
12	1771	-536	47	-981.2	2517.2		82	
13	1771	-382	48	-1131.2	2517.2		83	
14	1771	-228	49	-1281.2	2517.2		84	
15	1771	-74	50	-1431.2	2517.2		85	
16	1771	80	51	-1771	2242.8		86	
17	1771	234	52	-1771	2092.8		87	
18	1771	388	53	-1771	1942.8		88	
19	1771	542	54	-1771	1792.8		89	
20	1771	696	55	-1771	1642.8		90	
21	1771	850	56	-1771	1492.8		91	
22	1771	1004	57	-1771	1342.8		92	
23	1771	1158	58	-1771	1192.8		93	
24	1771	1312	59	-1771	1042.8		94	
25	1771	1466	60	-1771	892.8		95	
26	1771	1620	61	-1771	742.8		96	
27	1771	1774	62	-1771	592.8		97	
28	1771	1928	63	-1771	442.8		98	\downarrow
29	1771	2082	64	-1771	292.8		99	\downarrow
30	1771	2236	65	-1771	142.8		100	
31	1418.8	2517.2	66	-1771	-7.2			\downarrow
32	1268.8	2517.2	67	-1771	-157.2			\downarrow
33	1118.8	2517.2	68	-1771	-307.2			
34	968.8	2517.2	69	-1771	-457.2			
35	818.8	2517.2	70	-1771	-607.2			

Table2–2. Pad Layout

5. PIN FUNCTIONS

5.1 Power System

Pin Symbol	Pin Name	Pin No.	I/O	Description
Vdd	Power supply pin	87	—	Power supply
Vss	Ground	78	_	Ground
VLC1 to VLC5	Reference power supply	90,91,92,94,	_	Reference power supply for LCD driving
	for drivers	95		

5.2 Logic system

Pin Symbol	Pin Name	Pin No.	I/O	Description
M,/S	Master/Slave selection	93	Input	Switches between the master chip and the slave chip.
FR	LCD to AC signal	89	Input/ Output	Exchanges synchronizing signals (LCD-to-AC signals) in connecting cascades. This pin is for output if the chip is the master, and for input if the chip is the slave.
DB ₀ to DB ₇	Data Bus	79 to 86	Input/ Output	Data inputs/outputs
A0	Data/Instruction Switching	73	Input	This pin is used for switching between the display data and the instruction. High level : Display data Low level : Instruction
/RESET	Reset and 68/80-series switching	88	Input	This pin performs reset at the edge of the low-level pulse. At that level, it performs switching 68/80 series modes. High level : 68 series CPU interface Low level : 80 series CPU interface
E(/RD)	Enable and read enable	76	Input	68 series mode : Enable signal 80 series mode : Read enable signal
R,/W(/WR)	Read/Write and Write enable	77	Input	68 series mode : Read/Write signal 80 series mode : Write enable signal
OSC1	Oscillation pin	74	Input	Oscillation (connected with a register between OSC ₂)
OSC ₂	Oscillation pin	75	Output	Oscillation (connected with a register between OSC1)

5.3 Driver System

Pin Symbol	Pin Name	Pin No.	I/O	Description
SEG₀ to	Segment	72 to 12	Output	Segment output pins
SEG ₆₀				
COM₀ to	Common	96 to 100,	Output	Common output pins
COM ₁₅		1 to 11		If the chip is a slave, these pins correspond to COM16
				to COM ₃₁ .


4. COMMANDS

	Command	/RD	/WR	A0	DB7	DB ₆	DB₅	DB ₄	DB₃	DB ₂	DB1	DB ₀	Function		
1	Display ON/OFF	1	0	0	1	0	1	0	1	1	1	0/1	ON/OFF of the whole display is performed independent of the display RAM's data or internal state. 1: ON, 0: OFF (Power save at static drive ON) ^{Note}		
2	Display start line	1	0	0	1	1	0	[v start a 0 to 31	addres I)	S	Determines the RAM line displayed on the uppermost line (COM ₀) of the display.		
3	Page address set	1	0	0	1	0	1	1	1	0	Pa((0 t	ges o 3)	Sets display RAM pages in the page address register.		
4	Column(segment) address set	1	0	0	0				in addi 0 to 79				Sets display RAM's column address in the column address register.		
5	Status read	0	1	0	B U S Y	A D C	0 / 0 F F	R E S E T	0	0	0	0	Reads status BUSY 1: During internal operation 0: READY status ADC 1: Clockwise output(Normal rotation) 0: Counterclockwise output (Reverse) ON/OFF 1: Display OFF, 0: Display ON RESET 1: Being reset, 0: Normal		
6	Display data write	1	0	1			1	Write	Data	1		Displays the data Accesses the display RAM of a writes it onto the display RAM. address. After			
7	Display data read	0	1	1				Read	l data				Reads the data in the display RAM address is onto the data bus. incremented.		
8	ADC select	1	0	0	1	0	1	0	0	0	0	0/1	This command is used to reverse the correspondence relationship between display RAM's column addresses and segment driver outputs. 0: Clockwise output (Normal rotation)		
9	Static drive ON/OFF	1	0	0	1	0	1	0	0	1	0	0/1	 Counterclockwise output (Reverse) Selects between the normal display operation and the static all-lamp-driven display. Static drive (Power save)^{Note} Normal display operation 		
10	Duty select	1	0	0	1	0	1	0	1	0	0	0/1	Selects between two different liquid- crystal cell driving duties. 1: 1/32 duty 0: 1/16 duty		
11	Read modify write	1	0	0	1	1	1	0	0	0	0	0	Increments the column address counte only when writing the display data; but not when reading it.		
12 13	END Reset	1	0	0	1	1	1	0	<u>1</u> 0	1 0	1	0	Cancels read modify write mode Sets the display start line register to the first line. Sets the column address counter and the page address register to 0.		

Note If the static drive is turned ON in the display OFF state, the machine is placed in the power save state.

Phase-out/Discontinued

5. DISPLAY RAM MAP




Line Address

6. Line Address Circuit

As is shown in Figure 6–1, the line address circuit specifies the line address that corresponds to a COM output for displaying the contents of display data RAM. The display start line address set command specifies line address of to the COM₀ output.

Phase-out/Discontinued

The screen can be scrolled by dynamically changing the line address via the display start line address set command.





Remark COM₁₆ to COM₃₁ are valid in only 1/32 duty.

7. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T_A = 25°C, V_{SS} = 0 V)

Parameter	Symbol	Rating	Unit
Supply voltage	Vdd	-0.3 to +6.5	V
Driver reference supply input voltage	VLC1 to VLC4	V _{DD} – 13 to V _{DD} + 0.3	V
	V _{LC5}	V _{DD} – 13 to +0.3	V
Logic system input voltage	VIN1	-0.3 to V _{DD} + 0.3	V
Logic system output voltage	Vout1	-0.3 to V _{DD} + 0.3	V
Logic system input/output voltage	VI/01	-0.3 to V _{DD} + 0.3	V
Driver system output voltage	Vout2	V_{LC5} – 0.3 to V_{DD} + 0.3	V
Operating ambient temperature	TA	-40 to +85	°C
Storage temperature	Tstg	-65 to +150	°C

- Cautions1. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
 - 2. Ensure that the phase relationship is $V_{DD} \ge V_{LC1} \ge V_{LC2} \ge V_{LC3} \ge V_{LC4} \ge V_{LC5}$.

* Recommended Operating Range (T_A = -40 to +85°C, Vss = 0 V)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Supply voltage	Vdd	2.7		5.5	V
Reference supply voltage	VLC1 to VLC4	Vdd - 12		Vdd	V
	VLC5	Vdd - 12		0	V
Logic system input voltage	VIN1	0		Vdd	V

Electrical Characteristics (Unless otherwise specified, TA = -40 to +85°C, VDD = 2.7 to 5.5 V)

Parameter	Symbol	Condition	MIN.	TYP. ^{Note}	MAX.	Unit
High-level input voltage	VIH1	A0, DB ₀ to DB ₇ , E, R,/W	0.8 Vdd			V
	VIH2	FR, M,/S, /RESET	0.8 Vdd			V
Low-level input voltage	VIL1	A0, DB ₀ to DB ₇ , E, R,/W			0.2 Vdd	V
	VIL2	FR, M,/S, /RESET			0.2 Vdd	V
High-level input current	Ін	A0, E, R,/W, /RESET			1	μA
Low-level input current	lı∟	A0, E, R,/W, /RESET			-1	μA
High-level output voltage	Voh1	$I_{OUT} = -3 \text{ mA}, \text{ DB}_0 \text{ to } \text{DB}_7,$ $V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$	0.8 Vdd			V
	Vон2	IOUT = -2 mA, FR, VDD = 4.5 to 5.5 V	0.8 Vdd			V
	Vонз	$I_{OUT} = -120 \ \mu A, \ OSC_2,$ VDD = 4.5 to 5.5 V	0.8 Vdd			V
Low-level output voltage	Vol1	Iou⊤ = 3 mA, DB₀ to DB7, V _{DD} = 4.5 to 5.5 V	1 0.8 Vpp 0.2 Vpp 0.2 Vpp 0.8 Vpp 0.2 V	V		
	Vol2	IOUT = 2 mA, FR, VDD = 4.5 to 5.5 V			0.2 Vdd	V
	Vol3	I _{OUT} = 120 μA, OSC ₂ , V _{DD} = 4.5 to 5.5 V			0.2 Vdd	V
High-level output voltage	Voh1	$I_{OUT} = -1.5 \text{ mA}, \text{ DB}_0 \text{ to } \text{DB}_7,$ $V_{DD} = 2.7 \text{ to } 4.5 \text{ V}$	0.8 Vdd			V
	Vон2	IOUT = -1 mA, FR, VDD = 2.7 to 4.5 V	0.8 Vdd			V
	Vонз	$I_{OUT} = -80 \ \mu A, OSC_2,$ $V_{DD} = 2.7 \text{ to } 4.5 \text{ V}$	0.8 Vdd			V
Low-level output voltage	Vol1	$I_{OUT} = 1.5 \text{ mA}, DB_0 \text{ to } DB_7,$ $V_{DD} = 2.7 \text{ to } 4.5 \text{ V}$			0.2 Vdd	V
	Vol2	IOUT = 1 mA, FR, VDD = 2.7 to 4.5 V			0.2 Vdd	V
	Vol3	$I_{OUT} = 80 \ \mu A, OSC_2,$ $V_{DD} = 2.7 \text{ to } 4.5 \text{ V}$			0.2 Vdd	V
High-level leak current	Ілон	DB_0 to DB_7 , $V_{IN/OUT} = V_{DD}$			3	μA
Low-level leak current	LOL	DB0 to DB7, VIN/OUT = Vss			-3	μA
Driver output ON resistor	Ron1	$T_A = 25^{\circ}C, V_{DD} = 5 V, V_{LC5} = V_{SS}$				kΩ
	Ron2	$T_A = 25^{\circ}C$, VDD = 3.5 V, VLC5 = VSS			50	kΩ
Static current consumption					1.0	μA
Dynamic current consumption		External clock: 18 kHz			15.0	μΑ
-		Self-oscillation: $R = 1.3 M\Omega$			30.0	μA
	DD2	During access: toro = 200 kHz			500	μA
Input capacitance	CIN	T _A = 25°C, f = 1 MHz			8.0	pF
Oscillator frequency	fosc1	In self-oscillation, $V_{DD} = 5.0 \text{ V}$, R = 1.3 M $\Omega \pm 2\%$	15	18	21	kH:
	fosc2	In self-oscillation, VDD = 3.0 V, R = 1.3 M $\Omega \pm 2\%$	11	16	21	kHz
Reset time	tR	/RESET↓ →Internal reset release	1.0		1000	μs

Remark The TYP. value is a reference value when $T_A = 25^{\circ}C$.





AC Characteristics 1 (Unless otherwise specified, $T_A = -40$ to $+85^{\circ}C$, $V_{DD} = 4.5$ to 5.5 V)

80 Series CPU Read/Write Timing

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Address hold time	tанв	AO	10			ns
Address setup time	t _{AW8}		20			ns
System cycle time	tсус8	/WR, /RD	1000			ns
Control pulse width	tcc		200			ns
Data setup time	tds8	DB ₀ to DB ₇	80			ns
Data hold time	tdн8		10			ns
/RD access time	t _{ACC8}	DB_0 to DB_7 , C_L = 100 pF			90	ns
Output disable time	tонв		10		60	ns

68 Series CPU Read/Write Timing

Parameter		Symbol	Condition	MIN.	TYP.	MAX.	Unit
System cycle time		tcyc6	A0, R,/W	1000			ns
Address setup time		t _{AW6}		20			ns
Address hold time		tан6		10			ns
Data setup time		t _{DS6}	DB ₀ to DB ₇	80			ns
Data hold time		t _{DH6}		10			ns
Output disable time		tон6	DB ₀ to DB ₇ , $C_L = 100 \text{ pF}$	10		60	ns
Access time		t _{ACC6}				90	ns
Enable pulse width	Read	tew	E	100			ns
	Write			80			ns

AC Characteristics 2 (Unless otherwise specified, $T_A = -40$ to $+85^{\circ}C$, $V_{DD} = 2.7$ to 4.5 V)


80 Series CPU Read/Write Timing

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Address hold time	tанв	A0	20			ns
Address setup time	tawa		40			ns
System cycle time	tсус8	/WR, /RD	2000			ns
Control pulse width	tcc		400			ns
Data setup time	tDS8	DB ₀ to DB ₇	160			ns
Data hold time	tdн8		20			ns
/RD access time	tACC8	DB_0 to DB_7 , C_{L} = 100 pF			180	ns
Output disable time	tонв		20		120	ns

68 Series CPU Read/Write Timing


Parameter		Symbol	Condition	MIN.	TYP.	MAX.	Unit
System cycle time		tcyc6	A0, R,/W	2000			ns
Address setup time		t AW6		40			ns
Address hold time		tан6		20			ns
Data setup time		t _{DS6}	DB ₀ to DB ₇	160			ns
Data hold time		t _{DH6}		20			ns
Output disable time		tон6	DB₀ to DB7, C∟ = 100 pF	20		120	ns
Access time		t _{ACC6}				180	ns
Enable pulse width	Read	tew	E	200			ns
	Write			160			ns

Test Point of Switching Characteristics




Waveforms of Switching Characteristics

80 Series CPU Read/Write Timing




68 Series CPU Read/Write Timing




Data Sheet S10561EJ6V0DS00

*


Reset



OSC



8. EXAMPLE of APPLICATION CIRCUIT



[MEMO]

[MEMO]

NOTES FOR CMOS DEVICES

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

★ Reference Documents

NEC Semiconductor Device Reliability/Quality Control System (C10983E) Quality Grades to NEC's Semiconductor Devices (C11531E)

• The information in this document is current as of October, 2000. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.

Phase-out/Discontinued

- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these
 circuits, software and information in the design of customer's equipment shall be done under the full
 responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
 parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades: "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.

(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).