

8-Bit Buffer Transceiver

SN54/74LS245

FOR
MORE DETAIL
SEE SECTION
12

Features/Benefits

- Three-state outputs drive bus lines
- Low current PNP inputs reduce loading
- Symmetric -- equal driving capability in each direction
- 20-pin SKINNYDIP® saves space
- 8-bit data path matches byte boundaries
- Ideal for microprocessor interface
- Pin-compatible with SN54/74LS645 -- improved speed, I_{IL} and I_{OZL} specifications

Ordering Information

PART NUMBER	TYPE	TEMP	POLARITY	POWER
SN54LS245	J,L,W	Mil	Non-invert	LS
SN74LS245	N,J	Com		


Description

These 8-bit bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation minimizes external timing requirements.

The device allows data transmission from the A bus to the B bus, or from the B bus to the A bus depending upon the logic level at the direction control (DIR) input. The enable input (E) can be used to disable the device, so that the buses are affectively isolated.

All of the 8-bit devices are packaged in the popular 20-pin SKINNYDIP.


Logic Symbol



Function Table

ENABLE \bar{E}	DIRECTION CONTROL DIR	OPERATION
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolated

IEEE Symbol



11

SKINNYDIP® is a registered trademark of Monolithic Memories.

8-Bit Buffer Transceiver

SN54/74LS645 SN74LS645-1

FOR
MORE DETAIL
SEE SECTION
12

Features/Benefits

- Three-state outputs drive bus lines
- Low current PNP inputs reduce loading
- Symmetric — equal driving capability in each direction
- 20-pin SKINNYDIP® saves space
- 8-bit data path matches byte boundaries
- Ideal for microprocessor interface
- SN74LS645-1 rated at $I_{OL} = 48 \text{ mA}$


Description

These 8-bit bus transceivers are designed for asynchronous two-way communication between data buses. The control function implementation minimizes external timing requirements.

The device allows data transmission from the A bus to the B bus or from the B bus to the A bus depending upon the logic level at the direction control (DIR) input. The enable input (\bar{E}) can be used to disable the device so that the buses are effectively isolated.

All of the 8-bit devices are packaged in the popular 20-pin SKINNYDIP.

Logic Symbol



Ordering Information

PART NUMBER	TYPE	TEMP	POLARITY	POWER
SN54LS645	J,L,W	Mil	Non-invert	LS
SN74LS645	N,J	Com		
SN74LS645-1	J	Com		

Function Table

ENABLE \bar{E}	DIRECTION CONTROL DIR	OPERATION
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolated

IEEE Symbol

