



3.3V LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER

QS5LV931

FEATURES:


- 3.3V operation
- JEDEC LVTTTL compatible level
- Clock input is 5V tolerant
- Q outputs, Q/2 output
- <300ps output skew, Q₀–Q₄
- Outputs 3-state and reset while OE/ $\overline{\text{RST}}$ low
- PLL disable feature for low frequency testing
- Internal loop filter RC network
- Internal VCO/2 option
- Balanced drive outputs $\pm 24\text{mA}$
- ESD >2000V
- 80MHz maximum frequency
- Available in QSOP package

DESCRIPTION:


The QS5LV931 Clock Driver uses an internal phase locked loop (PLL) to lock low skew outputs to a reference clock input. Six outputs are available: Q₀–Q₄, Q/2. Careful layout and design ensure <300ps skew between the Q₀–Q₄, and Q/2 outputs. The QS5LV931 includes an internal RC filter which provides excellent jitter characteristics and eliminates the need for external components. Various combinations of feedback and a divide-by-2 in the VCO path allow applications to be customized for linear VCO operation over a wide range of input SYNC frequencies. The PLL can also be disabled by the PLL_EN signal to allow low frequency or DC testing. The QS5LV931 is designed for use in cost sensitive high-performance computing systems, workstations, multi-board computers, networking hardware, and mainframe systems. Several can be used in parallel or scattered throughout a system for guaranteed low skew, system-wide clock distribution networks. In the QSOP package, the QS5LV931 clock driver represents the best value in small form factor, high-performance clock management products.

For more information on PLL clock driver products, see Application Note AN-227.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



QSOP
TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
AVDD/VDD	Supply Voltage to Ground	-0.5 to +7	V
	DC Input Voltage V_{IN}	-0.5 to +5.5	V
	Maximum Power Dissipation ($T_A = 85^\circ\text{C}$)	0.5	W
TSTG	Storage Temperature Range	-65 to +150	$^\circ\text{C}$

NOTE:

- Stresses beyond those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

CAPACITANCE ($T_A = +25^\circ\text{C}$, $f = 1\text{MHz}$, $V_{IN} = 0\text{V}$)

Pins	Typ.	Max.	Unit
CIN	3	4	pF
COUT	4	5	pF

PIN DESCRIPTION

Pin Name	I/O	Description
SYNC	I	Reference clock input
FREQ_SEL	I	VCO frequency select. For choosing optimal VCO operating frequency depending on input frequency. HIGH is for higher frequencies, LOW is for lower frequencies.
FEEDBACK	I	PLL feedback input which is connected to either a Q or a Q/2 output. External feedback provides flexibility for different output frequency relationships. See the Frequency Selection Table for more information.
Q0-Q4	O	Clock outputs
Q/2	O	Clock output. Matched in phase, but frequency is half the Q frequency.
OE/RST	I	Output enable/asynchronous reset. Resets all output registers. When 0, all outputs are held in a tri-stated condition. When 1, outputs are enabled.
PLL_EN	I	PLL enable. Enables and disables the PLL. Allows the SYNC input to be single-stepped for system debug.
VDD	—	Power supply for output buffers
AVDD	—	Power supply for phase lock loop and other internal circuitries
GND	—	Ground supply for output buffers
AGND	—	Ground supply for phase lock loop and other internal circuitries

OUTPUT FREQUENCY SPECIFICATIONS

Industrial: $T_A = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $AVDD/VDD = 3.3\text{V} \pm 0.3\text{V}$

Symbol	Description	-50	-66	-80	Units
FMAX_Q	Max Frequency, Q0 - Q4,	50	66	80	MHz
FMAX_Q/2	Max Frequency, Q/2	25	33	40	MHz
FMIN_Q	Min Frequency, Q0 - Q4	10	10	10	MHz
FMIN_Q/2	Min Frequency, Q/2	5	5	5	MHz

FREQUENCY SELECTION TABLE

FREQ_SEL	Output Used for Feedback	SYNC (MHz) (allowable range) ⁽¹⁾		Output Frequency Relationships	
		Min.	Max	Q/2	Q0 - Q4
HIGH	Q/2	FMIN_Q/2	FMAX_Q/2	SYNC	SYNC X 2
HIGH	Q0 - Q4	FMIN_Q	FMAX_Q	SYNC / 2	SYNC
LOW	Q/2	FMIN_Q/2/2	FMAX_Q/2/2	SYNC	SYNC X 2
LOW	Q0 - Q4	FMIN_Q / 2	FMAX_Q / 2	SYNC / 2	SYNC

NOTE:

- Operation in the specified SYNC frequency range guarantees that the VCO will operate in its optimal range of 20MHz to FMAX_Q x2. Operation with Sync inputs outside specified frequency ranges may result in out-of-lock outputs. FREQ_SEL only affects VCO frequency and does not affect output frequencies.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40°C to +85°C, AVDD/VDD = 3.3V ± 0.3V

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
VIH	Input HIGH Voltage	Guaranteed Logic HIGH Level	2	—	—	V
VIL	Input LOW Voltage	Guaranteed Logic LOW Level	—	—	0.8	V
VOH	Output HIGH Voltage	IOH = -24mA	VDD - 0.6	—	—	V
		IOH = -100μA	VDD - 0.2	—	—	
VOL	Output LOW Voltage	VDD = Min., IOL = 24mA	—	—	0.45	V
		VDD = Min., IOL = 100μA	—	—	0.2	
VH	Input Hysteresis	—	—	100	—	mV
IOZ	Output Leakage Current	VOUT = VDD or GND, VDD = Max., Outputs Disabled	—	—	5	μA
IIN	Input Leakage Current	AVDD = Max., VIN = AVDD or GND	—	—	5	μA

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions	Typ.	Max.	Unit
IDDD	Quiescent Power Supply Current	VDD = Max., OE/RST = LOW, SYNC = LOW, All outputs unloaded	—	1	mA
ΔIDD	Power Supply Current per Input HIGH	VDD = Max., VIN = 3V	1	30	μA
IDDD	Dynamic Power Supply Current per Output	VDD = Max., CL = 0pF	0.2	0.3	μA/MHz

INPUT TIMING REQUIREMENTS

Symbol	Description ⁽¹⁾	Min.	Max.	Unit
tR, tF	Maximum input rise and fall times, 0.8V to 2V	—	3	ns
Fi	Input Clock Frequency, SYNC ⁽¹⁾	2.5	FMAX_Q	MHz
tpWC	Input clock pulse, HIGH or LOW ⁽²⁾	2	—	ns
DH	Duty Cycle, SYNC ⁽²⁾	25	75	%

NOTES:

- See Output Frequency and Frequency Selection tables for more detail on allowable SYNC input frequencies for different speed grades with different FEEDBACK and FREQ_SEL combinations.
- Where pulse width implied by DH is less than twpc limit, twpc limit applies






SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Symbol	Parameter ⁽¹⁾	Min.	Max.	Unit
t _{SKR}	Output Skew Between Rising Edges, Q ₀ -Q ₄ and Q/2 ⁽²⁾	—	300	ps
t _{SKF}	Output Skew Between Falling Edges, Q ₀ -Q ₄ and Q/2 ⁽²⁾	—	300	ps
t _{PW}	Pulse Width, Q ₀ -Q ₄ , Q/2 outputs, 80MHz	T _{cy} /2 — 0.4	T _{cy} /2 + 0.4	ns
t _J	Cycle-to-Cycle Jitter ⁽⁴⁾	— 0.15	0.15	ns
t _{PD}	SYNC Input to Feedback Delay ⁽⁵⁾	— 500	500	ps
t _{LOCK}	SYNC to Phase Lock	—	10	ms
t _{PZH} t _{PZL}	Output Enable Time, OE/ $\overline{\text{RST}}$ LOW to HIGH ⁽³⁾	0	14	ns
t _{PHZ} t _{PLZ}	Output Disable Time, OE/ $\overline{\text{RST}}$ HIGH to LOW ⁽³⁾	0	14	ns
t _R , t _F	Output Rise/Fall Times, 0.8V ~ 2V	0.3	2	ns

NOTES:


1. See Test Loads and Waveforms for test load and termination.
2. Skew specifications apply under identical environments (loading, temperature, V_{DD}, device speed grade).
3. Measured in open loop mode PLL_EN = 0.
4. Jitter is characterized with Q output at 20MHz. See Frequency Selection Table for information on proper FREQ_SEL level for specified input frequencies.
5. t_{PD} measured at device inputs at 0.5V_{DD}, Q output at 80MHz.

AC TEST LOADS AND WAVEFORMS



TEST CIRCUIT 1 is used for output enable/disable parameters.
TEST CIRCUIT 2 is used for all other timing parameters.

AC TIMING DIAGRAM



NOTES:


1. AC Timing Diagram applies to Q output connected to FEEDBACK .
2. All parameters are measured at 0.5V_{DD}.

PLL OPERATION

The Phase Locked Loop (PLL) circuit included in the QS5LV931 provides for replication of incoming SYNC clock signals. Any manipulation of that signal, such as frequency multiplying, is performed by digital logic following the PLL (see the block diagram). The key advantage of the PLL

circuit is to provide an effective zero propagation delay between the output and input signals. In fact, adding delay circuits in the feedback path, 'propagation delay' can even be negative! A simplified schematic of the QS5LV931 PLL circuit is shown below.

SIMPLIFIED DIAGRAM OF QS5LV931 FEEDBACK



The phase difference between the output and the input frequencies feeds the VCO which drives the outputs. Whichever output is fed back, it will stabilize at the same frequency as the input. Hence, this is a true negative feedback closed loop system. In most applications, the output will optimally have zero phase shift with respect to the input. In fact, the internal loop filter on the QS5LV931 typically provides within 150ps of phase shift between input and output.

If the user wishes to vary the phase difference (typically to compensate for backplane delays), this is most easily accomplished by adding delay circuits to the feedback path. The respective output used for feedback will be advanced by the amount of delay in the feedback path. All other outputs will retain their proper relationships to that output.

ORDERING INFORMATION

QS	XXXX	XX	X	X		
Device Type		Speed	Package	Process		
					Blank	Industrial (-40°C to +85°C)
					Q	Quarter Size Outline Package
					QG	QSOP - Green
				50		50MHz Max. Frequency
				66		66MHz Max. Frequency
				80		80MHz Max. Frequency
					5LV931	3.3V Low Skew CMOS PLL Clock Driver with Integrated Loop Filter



CORPORATE HEADQUARTERS
 6024 Silver Creek Valley Road
 San Jose, CA 95138

for SALES:
 800-345-7015 or 408-284-8200
 fax: 408-284-2775
www.idt.com

for Tech Support:
logichelp@idt.com