

# 3.3V LOW SKEW CMOS PLL CLOCK DRIVER WITH INTEGRATED LOOP FILTER

QS5LV931

#### **FEATURES**:


- · 3.3V operation
- · JEDEC LVTTL compatible level
- · Clock input is 5V tolerant
- · Q outputs, Q/2 output
- <300ps output skew, Q0–Q4</li>
- Outputs 3-state and reset while OE/RST low
- · PLL disable feature for low frequency testing
- · Internal loop filter RC network
- Internal VCO/2 option
- · Balanced drive outputs ±24mA
- ESD >2000V
- 80MHz maximum frequency
- · Available in QSOP package

#### **DESCRIPTION:**

The QS5LV931 Clock Driver uses an internal phase locked loop (PLL) to lock low skew outputs to a reference clock input. Six outputs are available: Q0-Q4, Q/2. Careful layout and design ensure <300ps skew between the Q0-Q4, and Q/2 outputs. The QS5LV931 includes an internal RC filter which provides excellent jitter characteristics and eliminates the need for external components. Various combinations of feedback and a divide-by-2 in the VCO path allow applications to be customized for linear VCO operation over a wide range of input SYNC frequencies. The PLL can also be disabled by the PLL\_EN signal to allow low frequency or DC testing. The QS5LV931 is designed for use in cost sensitive high-performance computing systems, workstations, multi-board computers, networking hardware, and mainframe systems. Several can be used in parallel or scattered throughout a system for guaranteed low skew, system-wide clock distribution networks. In the QSOP package, the QS5LV931 clock driver represents the best value in small form factor, high-performance clock management products.

For more information on PLL clock driver products, see Application Note AN-227.

#### FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

JANUARY 2002

## **PIN CONFIGURATION**



QSOP TOP VIEW

### ABSOLUTE MAXIMUM RATINGS(1)

| Symbol   | Description                           | Max          | Unit |
|----------|---------------------------------------|--------------|------|
| AVDD/VDD | Supply Voltage to Ground              | -0.5 to +7   | V    |
|          | DC Input Voltage VIN                  | -0.5 to +5.5 | V    |
|          | Maximum Power Dissipation (TA = 85°C) | 0.5          | W    |
| Tstg     | Storage Temperature Range             | -65 to +150  | °C   |

#### NOTF.

Stresses beyond those listed under ABSOLUTE MAXIMUM RATINGS may cause
permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions above those indicated in the
operational sections of this specification is not implied. Exposure to absolutemaximum-rated conditions for extended periods may affect device reliability.

## CAPACITANCE (TA = +25°C, f = 1MHz, VIN = 0V)

| Pins | Тур. | Max. | Unit |
|------|------|------|------|
| CIN  | 3    | 4    | pF   |
| Соит | 4    | 5    | pF   |

### **PIN DESCRIPTION**

| Pin Name | I/O | Description  |
|----------|-----|--|
| SYNC     | I   | Reference clock input  |
| FREQ_SEL | I   | VCO frequency select. For choosing optimal VCO operating frequency depending on input frequency. HIGH is for higher frequencies,             |
|          |     | LOW is for lower frequencies.  |
| FEEDBACK | I   | $PLL feedback input which is connected to either a Qora Q/2 output. \ External feedback provides flexibility for different output frequency$ |
|          |     | relationships. See the Frequency Selection Table for more information.   |
| Q0 -Q4   | 0   | Clock outputs  |
| Q/2      | 0   | Clock output. Matched in phase, but frequency is half the Q frequency.   |
| OE/RST   | I   | Output enable/asynchronous reset. Resets all output registers. When 0, all outputs are held in a tri-stated condition. When 1, outputs are   |
|          |     | enabled.   |
| PLL_EN   | I   | PLL enable. Enables and disables the PLL. Allows the SYNC input to be single-stepped for system debug.                                       |
| Vdd      | _   | Power supply for output buffers  |
| AVDD     | _   | Power supply for phase lock loop and other internal circuitries  |
| GND      | _   | Ground supply for output buffers   |
| AGND     | _   | Ground supply for phase lock loop and other internal circuitries   |

### **OUTPUT FREQUENCY SPECIFICATIONS**

Industrial: TA = -40°C to +85°C, AVDD/VDD = 3.3V  $\pm 0.3$ V

| Symbol   | Description             | -50 | -66 | -80 | Units |
|----------|-------------------------|-----|-----|-----|-------|
| FMAX_Q   | Max Frequency, Qo - Q4, | 50  | 66  | 80  | MHz   |
| FMAX_Q/2 | Max Frequency, Q/2      | 25  | 33  | 40  | MHz   |
| FMIN_Q   | Min Frequency, Qo - Q4  | 10  | 10  | 10  | MHz   |
| FMIN_Q/2 | Min Frequency, Q/2      | 5   | 5   | 5   | MHz   |

#### FREQUENCY SELECTION TABLE

|          | Output Used for | SYNC (MHz)<br>(allowablerange) <sup>(1)</sup> |            | Output Frequenc | y Relationships |
|----------|-----------------|---|------------|-----------------|-----------------|
| FREQ_SEL | Feedback        | Min. Max                                      |            | Q/2             | Q0 - Q4         |
| HIGH     | Q/2             | FMIN_Q/2                                      | FMAX_Q/2   | SYNC            | SYNC X 2        |
| HIGH     | Q0 -Q4          | FMIN_Q  | FMAX_Q     | SYNC / 2        | SYNC            |
| LOW      | Q/2             | FMIN_Q/2/2                                    | FMAX_Q/2/2 | SYNC            | SYNC X 2        |
| LOW      | Q0 -Q4          | FMIN_Q /2                                     | FMAX_Q /2  | SYNC / 2        | SYNC            |

#### NOTE:

#### DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40°C to +85°C, AVDD/VDD = 3.3V  $\pm 0.3$ V

| Symbol | Parameter              | Conditions                     | Min.      | Тур. | Max. | Unit |
|--------|------------------------|--------------------------------|-----------|------|------|------|
| VIH    | Input HIGH Voltage     | Guaranteed Logic HIGH Level    | 2         | _    | _    | V    |
| VIL    | Input LOW Voltage      | Guaranteed Logic LOW Level     | _         | _    | 0.8  | V    |
| Vон    | Output HIGH Voltage    | Iон = —24mA                    | VDD — 0.6 | _    | _    | V    |
|        |                        | Іон = −100μА                   | VDD — 0.2 | _    | _    |      |
| Vol    | Output LOW Voltage     | VDD = Min., IOL = 24mA         | _         | _    | 0.45 | V    |
|        |                        | VDD = Min., IoL = 100μA        | _         | _    | 0.2  |      |
| VH     | Input Hysteresis       | _                              | _         | 100  | _    | mV   |
| loz    | Output Leakage Current | Vout = Vdd or GND,             | _         | _    | 5    | μΑ   |
|        |                        | VDD = Max., Outputs Disabled   |           |      |      |      |
| lin    | Input Leakage Current  | AVDD = Max., VIN = AVDD or GND | _         | _    | 5    | μΑ   |

### POWER SUPPLY CHARACTERISTICS

| Symbol               | Parameter                               | Test Conditions                        | Тур. | Max. | Unit   |
|----------------------|---|--|------|------|--------|
| IDDQ                 | Quiescent Power Supply Current          | $VDD = Max., OE/\overline{RST} = LOW,$ | _    | 1    | mA     |
|                      |   | SYNC = LOW, All outputs unloaded       |      |      |        |
| $\Delta 	extsf{IDD}$ | Power Supply Current per Input HIGH     | VDD = Max., VIN = 3V                   | 1    | 30   | μΑ     |
| IDDD                 | Dynamic Power Supply Current per Output | VDD = Max., CL = 0pF                   | 0.2  | 0.3  | μA/MHz |

### INPUT TIMING REQUIREMENTS

| Symbol | Description <sup>(1)</sup>                    |     | Max.   | Unit |
|--------|---|-----|--------|------|
| tr, tr | Maximum input rise and fall times, 0.8V to 2V | _   | 3      | ns   |
| Fı     | Input Clock Frequency, SYNC <sup>(1)</sup>    | 2.5 | FMAX_Q | MHz  |
| tpwc   | Input clock pulse, HIGH or LOW <sup>(2)</sup> | 2   | _      | ns   |
| Dн     | Duty Cycle, SYNC <sup>(2)</sup>               | 25  | 75     | %    |

#### NOTES

<sup>1.</sup> Operation in the specified SYNC frequency range guarantees that the VCO will operate in its optimal range of 20MHz to FMAX\_Q x2. Operation with Sync inputs outside specified frequency ranges may result in out-of-lock outputs. FREQ\_SEL only affects VCO frequency and does not affect output frequencies.

See Output Frequency and Frequency Selection tables for more detail on allowable SYNC input frequencies for different speed grades with different FEEDBACK and FREQ\_SEL combinations.

<sup>2.</sup> Where pulse witch implied by DH is less than twpc limit, twpc limit applies


## SWITCHING CHARACTERISTICS OVER OPERATING RANGE


| Symbol | Parameter (1)  | Min.          | Max.        | Unit |
|--------|--|---------------|-------------|------|
| tskr   | Output Skew Between Rising Edges, Qo-Q4 and Q/2 (2)  | _             | 300         | ps   |
| tskf   | Output Skew Between Falling Edges, Qo-Q4 and Q/2 (2) | _             | 300         | ps   |
| tpw    | Pulse Width, Qo-Q4, Q/2 outputs, 80MHz               | Tcy/2-0.4     | Tcy/2 + 0.4 | ns   |
| tı     | Cycle-to-Cycle Jitter (4)                            | <b>—</b> 0.15 | 0.15        | ns   |
| tpd    | SYNC Input to Feedback Delay (5)                     | <b>-500</b>   | 500         | ps   |
| tlock  | SYNC to Phase Lock                                   | _             | 10          | ms   |
| tpzh   | Output Enable Time, OE/RST LOW to HIGH (3)           |               | 14          | ns   |
| tpzl   |  |               |             |      |
| tphz   | Output Disable Time, OE/RST HIGH to LOW (3)          |               | 14          | ns   |
| tplz   |  |               |             |      |
| tr,tf  | Output Rise/Fall Times, 0.8V ~ 2V                    | 0.3           | 2           | ns   |

#### NOTES:

- 1. See Test Loads and Waveforms for test load and termination.
- 2. Skew specifications apply under identical environments (loading, temperature, VDD, device speed grade).
- 3. Measured in open loop mode PLL\_EN = 0.
- 4. Jitter is characterized with Q output at 20MHz. See Frequency Selection Table for information on proper FREQ\_SEL level for specified input frequencies.
- 5. tpp measured at device inputs at 0.5Vpp, Q output at 80MHz.

## AC TEST LOADS AND WAVEFORMS






#### Enable and Disable Times

TEST CIRCUIT 1 is used for output enable/disable parameters. TEST CIRCUIT 2 is used for all other timing parameters.

## **AC TIMING DIAGRAM**



#### NOTES:


- 1. AC Timing Diagram applies to  $\ensuremath{\mathsf{Q}}$  output connected to FEEDBACK .
- 2. All parameters are measured at 0.5VDD.

#### **PLL OPERATION**

The Phase Locked Loop (PLL) circuit included in the QS5LV931 provides for replication of incoming SYNC clock signals. Any manipulation of that signal, such as frequency multiplying, is performed by digital logic following the PLL (see the block diagram). The key advantage of the PLL

circuit is to provide an effective zero propagation delay between the output and input signals. In fact, adding delay circuits in the feedback path, 'propagation delay' can even be negative! A simplified schematic of the QS5LV931 PLL circuit is shown below.

#### SIMPLIFIED DIAGRAM OF QS5LV931 FEEDBACK



The phase difference between the output and the input frequencies feeds the VCO which drives the outputs. Whichever output is fed back, it will stabilize at the same frequency as the input. Hence, this is a true negative feedback closed loop system. In most applications, the output will optimally have zero phase shift with respect to the input. In fact, the internal loop filter on the QS5LV931 typically provides within 150ps of phase shift between input and output.

If the user wishes to vary the phase difference (typically to compensate for backplane delays), this is most easily accomplished by adding delay circuits to the feedback path. The respective output used for feedback will be advanced by the amount of delay in the feedback path. All other outputs will retain their proper relationships to that output.

#### ORDERING INFORMATION

