



# MP8790

2 MSPS, CMOS 12-Bit  
Analog-to-Digital Converter with  
Parallel and Serial Logic Interface Port

## FEATURES

- 12-Bit ADC with  $DNL = \pm 1$  LSB,  $INL = \pm 2$  LSB
- $SNR > 60$  dB
- Sampling Frequency  $\leq 2$  MHz
- Internal Track and Hold: Input  $-3$  dB Frequency = 10 MHz
- Single 5 V Supply
- Rail-to-Rail Input Range
- $V_{REF}$  Range: 1.5 V to  $V_{DD}$
- CMOS Low Power: 200 mW (typ)
- 15 Equally Spaced Ladder Taps for Non-Linear Transfer Function
- Three-State Outputs
- Binary and Two's Complement Digital Output Mode
- Serial and Parallel Port
- Overflow and Underflow Outputs
- Precision Aperture Output
- Latch-Up Free
- 28 Pin Package: MP8791 & MP8792

## APPLICATIONS

- Instrumentation
- DAS
- Radar
- Medical Imaging
- Ultrasound
- Broadcast and Studio Video
- Magnetic Resonance Signal Acquisition
- Digital Oscilloscopes
- Spectrum Analysis
- Digital Radio

3

## GENERAL DESCRIPTION

The MP8790 is a 12-bit 2-step high speed Analog-to-Digital Converter with  $DNL = \pm 1$  LSB and  $INL = \pm 2$  LSB. The MP8790 contains an internal track and hold which allows for analog input signals as fast as 2 MHz and can convert signals at a 2 MSPS rate.

The MP8790 operates with a single supply ranging from +3 V to +5 V while consuming less than 200 mW of power (typical).


Separate pins for reference ladder terminals and power supplies allow flexibility for various  $A_{IN}$ ,  $\Delta V_{REF}$ , and power supply ranges.

Data is presented at the parallel output port every clock cycle after a 2.5 cycle pipeline delay. The digital output port is also equipped with a 3-state function, as well as a serial data port.  $LINV$  and  $MINV$  enable binary and 2's complement data formatting. The 15 ladder tap pins (R1-R15) can accommodate transfer function adjustment, linearity, and speed enhancement.


## ORDERING INFORMATION

Package Type	Temperature Range	Part No.	DNL (LSB)	INL (LSB)
PQFP	-40 to +85°C	MP8790AE	$\pm 1$	2 1/2

## SIMPLIFIED BLOCK DIAGRAM



## PIN CONFIGURATIONS



52 Pin PQFP  
 QN52 (10 mm X 10 mm)  
 Contact Factory for Package Drawing

## PIN OUT DEFINITIONS

PIN NO.	NAME	DESCRIPTION
1	R10	Ref. Resistor Ladder Tap (10/16 V <sub>REF</sub> )
2	R12	Ref. Resistor Ladder Tap (12/16 V <sub>REF</sub> )
3	R11	Ref. Resistor Ladder Tap (11/16 V <sub>REF</sub> )
4	R3	Ref. Resistor Ladder Tap (3/16 V <sub>REF</sub> )
5	R13	Ref. Resistor Ladder Tap (13/16 V <sub>REF</sub> )
6	R4	Ref. Resistor Ladder Tap (4/16 V <sub>REF</sub> )
7	R1	Ref. Resistor Ladder Tap (1/16 V <sub>REF</sub> )
8	R15	Ref. Resistor Ladder Tap (15/16 V <sub>REF</sub> )
9	R2	Ref. Resistor Ladder Tap (2/16 V <sub>REF</sub> )
10	R6	Ref. Resistor Ladder Tap (6/16 V <sub>REF</sub> )
11	V <sub>RB</sub>	Negative Reference
12	V <sub>RT</sub>	Positive Reference
13	R14	Ref. Resistor Ladder Tap (14/16 V <sub>REF</sub> )
14	AV <sub>DD</sub>	Analog Positive Supply
15	AV <sub>DD</sub>	Analog Positive Supply
16	AGND	Analog Ground
17	AGND	Analog Ground
18	MINV	Invert MSB (Active High)
19	LINV	Invert LSB (Active High)
20	UFW	Underflow Bit
21	DB0	Data Output Bit 0 (LSB)
22	DB1	Data Output Bit 1
23	DB2	Data Output Bit 2
24	DB3	Data Output Bit 3
25	DB4	Data Output Bit 4
26	DB5	Data Output Bit 5

PIN NO.	NAME	DESCRIPTION
27	SDO	Serial Data Out
28	DV <sub>DD</sub>	Digital Positive Supply
29	DV <sub>DD</sub>	Digital Positive Supply
30	DGND	Digital Ground
31	DGND	Digital Ground
32	PHASE	Phase Clock Polarity Control
33	SCK	Serial CLK
34	Aperture	Aperture Delay Sync
35	OFW	Overflow
36	OE2	Output Enable (Active High)
37	OE	Output Enable (Active Low)
38	CLK	Clock
39	PLOAD	Serial Shift Register Data Load
40	DB6	Data Output Bit 6
41	DB7	Data Output Bit 7
42	DB8	Data Output Bit 8
43	DB9	Data Output Bit 9
44	DB10	Data Output Bit 10
45	DB11	Data Output Bit 11
46	R7	Ref. Resistor Ladder Tap (7/16 V <sub>REF</sub> )
47	R9	Ref. Resistor Ladder Tap (9/16 V <sub>REF</sub> )
48	R5	Ref. Resistor Ladder Tap (5/16 V <sub>REF</sub> )
49	AGND	Analog Ground
50	V <sub>IN</sub>	Analog Input
51	AV <sub>DD</sub>	Analog Positive Supply
52	R8	Ref. Resistor Ladder Tap (8/16 V <sub>REF</sub> )

## ELECTRICAL CHARACTERISTICS TABLE

Unless Otherwise Specified:  $AV_{DD} = DV_{DD} = 5\text{ V}$ ,  $FS = 2\text{ MHz}$  (50% Duty Cycle),

$V_{REF(+)} = 5.0\text{ V}$ ,  $V_{REF(-)} = \text{AGND}$ ,  $TA = 25^\circ\text{C}$

Parameter	Symbol	25°C			Units	Test Conditions/Comments	
		Min	Typ	Max			
<b>KEY FEATURES</b>							
Resolution			12		Bits		
Sampling Rate	FS		2		MHz		
<b>ACCURACY<sup>1</sup></b>							
Differential Non-Linearity	DNL			±1	LSB	Best Fit Line (Max INL – Min INL)/2	
Integral Non-Linearity	INL			±3	LSB		
Zero Scale Error	EZS		+20		LSB		
Full Scale Error	EFS		-20		LSB		
<b>REFERENCE VOLTAGES</b>							
Positive Ref. Voltage	$V_{REF(+)}$	1.5		$AV_{DD}$	V		
Negative Ref. Voltage	$V_{REF(-)}$	AGND			V		
Differential Ref. Voltage <sup>3</sup>	$V_{REF}$	1.5		$AV_{DD}$	V		
Ladder Resistance	$R_L$		550		Ω		
<b>ANALOG INPUT<sup>2</sup></b>							
Input Bandwidth (-3 dB) <sup>4</sup>	BW		10		MHz	Aperture pin load 5 pF. Measured at 50% point.	
Input Voltage Range	$V_{IN}$	$V_{REF(-)}$		$V_{REF(+)}$	V p-p		
Input Capacitance Sample <sup>5</sup>	$C_{IN}$		50		pF		
Input Capacitance Convert <sup>5</sup>			8		pF		
Aperture Delay from Clock	$t_{AP}$		20		ns		
Aperture Delay from Aperture Signal	$t_{AP}$		0		ns		
<b>DIGITAL INPUTS</b>							
Logical "1" Voltage	$V_{IH}$		2.4		V	$V_{IN} = \text{DGND to } DV_{DD}$	
Logical "0" Voltage	$V_{IL}$		0.8		V		
Leakage Currents <sup>6</sup> CLK, OE1, OE2, MINV, LINV	$I_{IN}$		10		μA		
Input Capacitance			5		pF		
<b>Clock Timing</b>							
Clock Period	$t_S$	200	500		ns		Functional
Rise & Fall Time <sup>7</sup>	$t_R, t_F$		15		ns		Functional
"High" Time	$t_{PWH}$	100	220		ns		Functional
"Low" Time	$t_{PWL}$	100	220		ns		
Duty Cycle			50		%		
<b>Serial Register Timing</b>							
Shift Clock Period	$t_{SC}$		50		ns		
Shift Clock to Data Delay	$t_{SD}$		20		ns		
Minimum Pulse Width $\overline{\text{PLOAD}}$	$t_S$		50		ns		
Clock↑ to $\overline{\text{PLOAD}}$ ↓ For Valid D11	$t_{CP}$		0		ns		

## ELECTRICAL CHARACTERISTICS TABLE (CONT'D)

Parameter	Symbol	25°C		Units	Test Conditions/Comments
		Min	Typ		
<b>DIGITAL OUTPUTS</b>					
Logical "1" Voltage	$V_{OH}$		$DV_{DD}-0.5$	V	$C_{OUT}=15\text{ pF}$
Logical "1" Source Current	$I_{OH}$		4	mA	$I_{LOAD} = 4\text{ mA}$
Logical "0" Voltage	$V_{OL}$		0.5	V	$V_{OH} = DV_{DD}-0.5$
Logical "0" Sink Current	$I_{OL}$		4	mA	$I_{LOAD} = 4\text{ mA}$
Tristate Leakage	$I_{OZ}$		1	μA	$V_{OL} = 0.5\text{ V}$
Data Valid Delay	$t_{DL}$		30	ns	$V_{OUT}=DGND\text{ to }DV_{DD}$
Data Enable Delay	$t_{DEN}$		20	ns	
Data Tristate Delay	$t_{DHZ}$		20	ns	
<b>POWER SUPPLIES<sup>8</sup></b>					
Operating Voltage ( $AV_{DD}$ , $DV_{DD}$ )	$V_{DD}$		5	V	
Current ( $AV_{DD} + DV_{DD}$ )	$I_{DD}$		40	45	mA
<b>AC PARAMETERS<sup>2</sup></b>					
Signal Noise Ratio (N+D)	SINAD		66	dB	

3

### NOTES

- Tester measures code transitions by dithering the voltage of the analog input ( $V_{IN}$ ). The difference between the measured and the ideal code width ( $V_{REF}/4096$ ) is the DNL error. The INL error is the maximum distance (in LSB's) from the best fit line to any transition voltage. Accuracy is a function of the sampling rate (FS).
- Guaranteed. Not tested.
- Specified values guarantee functionality. Refer to other parameters for accuracy.
- 3 dB bandwidth is a measure of performance of the A/D input stage (S/H + amplifier). Refer to other parameters for accuracy within the specified bandwidth.
- Switched capacitor analog input requires driver with low output resistance.
- All inputs have diodes to  $DV_{DD}$  and DGND. Input(s) OE and MINV have internal pull down(s). Input DC currents will not exceed specified limits for any input voltage between DGND and  $DV_{DD}$ .
- Condition to meet aperture delay specifications ( $t_{AP}$ ,  $t_{AJ}$ ). Actual rise/fall time can be less stringent with no loss of accuracy.
- AGND & DGND pins are connected through the silicon substrate.

Specifications are subject to change without notice

### ABSOLUTE MAXIMUM RATINGS ( $T_A = +25^\circ\text{C}$ unless otherwise noted)<sup>1, 2, 3</sup>

$V_{DD}$ to GND	7 V	Storage Temperature	-65 to +150°C
$V_{REF(+)} & V_{REF(-)}$	$V_{DD} +0.5$ to GND -0.5 V	Lead Temperature (Soldering 10 seconds)	+300°C
$V_{IN}$	$V_{DD} +0.5$ to GND -0.5 V	Package Power Dissipation Rating @ 75°C	
All Inputs	$V_{DD} +0.5$ to GND -0.5 V	PQFP	900mW
All Outputs	$V_{DD} +0.5$ to GND -0.5 V	Derates above 75°C	12mW/°C

### NOTES:

- Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation at or above this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
- Any input pin which can see a value outside the absolute maximum ratings should be protected by Schottky diode clamps (HP5082-2835) from input pin to the supplies. All inputs have protection diodes which will protect the device from short transients outside the supplies of less than 100mA for less than 100μs.
- $V_{DD}$  refers to  $AV_{DD}$  and  $DV_{DD}$ . GND refers to AGND and DGND.




Figure 1. MP8790 Timing Diagram




Figure 2. 3-State Timing Diagram




Figure 3. DNL Measurement




Figure 4. INL Error Calculation




Figure 5. Typical Circuit Connections

**OFW & UFW: Overflow & Underflow (Outputs)**

These signals indicate when the Analog Input ( $V_{IN}$ ) goes outside the  $V_{RB}$  to  $V_{RT}$  range. Both pins are normally at low logic levels. When  $V_{IN} > V_{RT}$ , OFW will go high and the data bits (DB0 – DB11) will show full scale (i.e. all 1's if MINV & LINV are low). When  $V_{IN} < V_{RB}$ , UFW will go high and the data bits will show negative full scale (i.e. all 0's if MINV & LINV are low).

**OE1 & OE2: Output Enable (inputs)**


These signals control the 3-state drivers on the digital outputs DB0 – DB11, OFW and UFW. During normal operation, OE1 should be held low and OE2 should be held high so that all outputs are enabled (NOTE: internal resistors will pull OE1 and OE2 to these levels if they are not connected). When OE1 is driven high, DB0 – DB11 goes into high impedances mode. When OE2 is driven low, DB0 – DB11, OFW and UFW all go into high impedance mode. These controls operate asynchronous to the clock and they only control the output drivers. The internal output register will get updated if the clock is running while the outputs are in 3-state mode. If possible, OE1 should be in 3-state during Clock = 1 (PHASE = 1) to reduce digital noise coupling into  $A_{IN}$  during the sample time. Aperture provides a convenient control for this purpose since it guarantees that the  $A_{IN}$  sample period is complete when the outputs are enabled.

OE1	OE2	DB0-DB9	OFW & UFW
0	1	enabled	enabled
1	1	3-state	enabled
X	0	3-state	3-state

**PHASE Clock Polarity Control (input)**

This signal controls the phase relationship between the signal applied at the CLK pin and the internal clock signals. When PHASE is high,  $V_{IN}$  is sampled at the high to low CLK transition and the digital data changes after a low to high CLK transition. When PHASE is low,  $V_{IN}$  is sampled at the low to high CLK transition and the digital data changes after a high to low CLK transition. See timing diagram Figure 6. PHASE has an internal pull up device.

Phase = High



Phase = Low




Figure 6. Clock Phase Relationship

**SDO: Serial Data output**


After the internal shift register is updated using the PLOAD signal, the SDO pin outputs the A/D result starting with the MSB (which appears just after the PLOAD strobe). Each bit is output on the rising edge of SCLK.

**SCLK: Serial Data Port Clock**

The SCLK controls the output of the serial port through SDO. SDO is updated on every rising edge of SCLK. The PLOAD signal will override the SCLK signal.

**PLOAD:**

Serial data port shift register load: When PLOAD is low (i.e. level triggered not edge triggered) the current parallel data will be loaded into the shift register. PLOAD overrides SCLK. When PLOAD is high, the data can be shifted out through the SDO pin with SCLK.



**Figure 7. Serial Port Timing Chart  
PHASE = 1**

**APERTURE: Aperture Delay Sync (output)**

This signal is high when the internal sample/hold function is sampling  $V_{IN}$ , and goes low when it is in the hold mode (when the ADC is comparing the stored input value to the reference ladder). The value of  $V_{IN}$  at the high to low transition of APERTURE

is the value that will be digitized. A system can monitor this signal and adjust the CLK to accurately synchronize the sampling point to an external event. The Aperture pin may also be used to control the  $\overline{OET}$  (outputs between 3-state and active mode). This will reduce the errors introduced by digital output coupling during the  $A_{IN}$  sample time.

MINV LINV	0 0	0 1	1 0	1 1
$V_{RT}$	111 ... 11	100 ... 00	011 ... 11	000 ... 00
...	...	...	...	...
mid scale	100 ... 01	111 ... 10	000 ... 01	011 ... 10
...	...	...	...	...
$V_{RB}$	011 ... 11	000 ... 00	111 ... 11	100 ... 00
...	...	...	...	...
	000 ... 01	011 ... 10	100 ... 01	111 ... 10
	000 ... 00	011 ... 11	100 ... 00	111 ... 11
	binary	inverted 2's complement	2's complement	inverted binary

**Table 1. Output Data Format Truth Table**

**MINV & LINV: Digital Output Format (inputs)**

These signals control the format of the digital output data bits  $DB0 - DB11$ . Normally both pins are held low so the data is in straight binary format (all 0's when  $V_{IN}=V_{RB}$ ; all 1's when  $V_{IN}=V_{RT}$ ). If MINV is pulled high, then the MSB ( $DB11$ ) will be inverted. If LINV is pulled high, then the LSBs ( $DB0 - DB10$ ) will be inverted. The OFW and UFW bits are not affected by these signals.

MINV & LINV are meant to be static digital signals. If they are to change during operation, they should only change when the CLK is low (assuming PHASE is high, if PHASE is low then these signals should only change when CLK is high). Changing MINV and/or LINV on the wrong phase of the CLK will not hurt anything, but the effects on the digital outputs will not be seen until the output latch of the output register is enabled. MINV and LINV have internal pull down devices. Please see the simplified logic circuit *Figure 8*.






Figure 8. MINV, LINV Simplified Logic Circuit

**V<sub>IN</sub> Analog Input**

This part has a switched capacitor type input circuit. This means that the input impedance changes with the phase of the input clock. V<sub>IN</sub> is sampled at the high to low clock transition. The diagram Figure 9. shows an equivalent input circuit.




Figure 9. Equivalent Input Circuit

**R1 thru R15: Reference Ladder Taps**

These taps connect to every sixteenth point along the reference ladder; R1 is 1/16th up from V<sub>RB</sub>, R7 is 15/16ths up from V<sub>RB</sub> (or 1/16th down from V<sub>RT</sub>). Normally these pins should have 0.1 microfarad capacitors to V<sub>SS</sub>, this helps reduce the INL errors by stabilizing the reference ladder voltages. These taps

can also be used to alter the transfer curve of the ADC. A 16 segment, piecewise linear, custom transfer curve can be designed by connecting voltage sources to these pins. The internal interconnect resistance from the pin to the ladder is less than 3Ω for the even numbered taps, (i.e. R2,R4,R6, etc.) and is approximately 10Ω for the odd numbered taps.

Alternating the transfer curve may be desirable to make the probability of codes for a certain range of V<sub>IN</sub> be enhanced or minimized.

Sometimes this is referred to as probability density function shaping, or histogram shaping.

For Log shapes, the MP8790 is ideal since it provides 16 segments.

0.8 V maximum per tap is recommended for applications above 85°C. Up to 1.6 V is allowed for applications under 85°C.

**APPLICATION NOTES**

V<sub>IN</sub> signals should not exceed AV<sub>DD</sub> +0.5V or go below AGND -0.5V. All pins have internal protection diodes that will protect them from short transients (<100μs) outside the supply range.


AGND & DGND pins are connected internally through the P-substrate. DC voltage differences between AGND and DGND pins will cause undesirable internal substrate currents.

The power supply (V<sub>DD</sub>) and reference voltage (V<sub>RT</sub> & V<sub>RB</sub>) pins should be decoupled with 0.1μF and 10μF capacitors to AGND, placed as close to the chip as possible.

The digital outputs should not drive long wires or buses. The capacitive coupling and reflections will contribute noise to the conversion.

At least three of the reference tap pins (R4, R8, R12) should be decoupled with 0.1μF to 1μF capacitors. This will help stabilize the internal reference voltages thus reducing any INL errors.


The reference tap pins (R1-R16) can be used to create piecewise-linear transfer functions. By forcing custom voltages on these pins, a 16 segment transfer function can be made. See Figure 10. and Figure 11.



DAC MP7642


Only the Ladder detail shown.

**Figure 10. A/D with Programmed Ladder Control for Creating a Piecewise Linear Transfer Function**




**Figure 11. Example of a Piecewise Linear Transfer Function**


## PERFORMANCE CHARACTERISTICS



**Graph 1.  $I_{DD}$  vs.  $F_s$**



**Graph 2. DNL Error Plot**



**Graph 3. INL Error Plot**