MOTOROLA SEMICONDUCTOR TECHNICAL DATA

2M × 40 Bit Dynamic Random Access Memory Module for Error Correction Applications

The MCM40200S and MCM40L200S are 80M, dynamic random access memory (DRAM) modules organized as 2,097,152 × 40 bits. The module is a double-sided 72-lead single-in-line memory module (SIMM) consisting of twenty MCM54400AN DRAMs housed in 20/26 J-lead small outline packages (SOJ), mounted on a substrate along with a 0.22 μ F (min) decoupling capacitor mounted under each DRAM. The MCM54400AN is a CMOS high speed, dynamic random access memory organized as 1,048,576 four-bit words and fabricated with CMOS silicon-gate process technology.

- · Three-State Data Output
- · Early-Write Common I/O Capability
- Fast Page Mode Capability
- . TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh:
 MCM40200 = 16 ms (Max)
 MCM40L200 = 128 ms (Max)
- Consists of Twenty 1M × 4 DRAMs, and Twenty 0.22 μF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC}): MCM40200S-70 = 70 ns (Max)

MCM40200S-80 = 80 ns (Max) MCM40200S-10 = 100 ns (Max)

• Low Active Power Dissipation: MCM40200S-70 = 5.61 W (Max)

MCM40200S-80 = 4.79 W (Max) MCM40200S-10 = 4.24 W (Max)


Low Standby Power Dissipation:
 TTL Levels = 220 mW (Max)
 CMCC Levels (MCMM000)

CMOS Levels (MCM40200) = 110 mW (Max) (MCM40L200) = 22 mW (Max)

PIN OUT

Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name	Pin	Name
1	VSS	13	A1	25	DQ22	37	ECC3	49	DQ8	61	DQ13
2	DQ0	14	A2	26	DQ7	38	ECC4	50	DQ24	62	DQ20
3	DQ16	15	A3	27	DQ23	39	٧ss	51	DQ9	63	DQ14
4	DQ1	16	A4	28	A 7	40	CAS0	52	DQ25	64	DQ31
5	DQ17	17	A5	29	ECC0	41	CAS2	53	DQ10	65	DQ15
6	DQ2	18	A6	30	VCC	42	CAS3	54	DQ26	66	ECC6
7	DQ18	19	NC	31	A8	43	CAS1	55	DQ11	67	PD1
8	DQ3	20	DQ4	32	A9	44	RAS0	56	DQ27	68	PD2
9	DQ19	21	DQ20	33	RAS3	45	RAS1	57	DQ12	69	PD3
10	VCC	22	DQ5	34	RAS2	46	ECC5	58	DQ28	70	PD4
11	NC	23	DQ21	35	ECC1	47	W	59	VCC	71	ECC7
12	A0	24	DQ6	36	ECC2	48	CD	60	DQ29	72	VSS


MCM40200 MCM40L200



PIN NAMES
A0-A9 Address Inputs DQ0-DQ31 Data Input/Output ECC0-ECC7 Error Correction Data I/O CAS0-CAS3 Column Address Strobe PD1-PD4 Presence Detect RAS0-RAS2 Row Address Strobe W Read/Write Input CD Configuration Detection VCC Power (+ 5 V) VSS Ground NC No Connection

All power supply and ground pins must be connected for proper operation of the device.

2M × 40 BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	-1 to + 7	V
Voltage Relative to V _{SS} (For Any Pin Except V _{CC})	V _{in} , V _{out}	- 1 to + 7	V
Data Output Current per DQ Pin	lout	50	mA
Power Dissipation	PD	7.65	w
Operating Temperature Range	TA	0 to + 70	°C
Storage Temperature Range	T _{sto}	- 25 to + 125	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedence circuits.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V	1
	Vss	0	0	0]	
Logic High Voltage, All Inputs	VIH	2.4		6.5	V	1
Logic Low Voltage, All Inputs	V _{IL}	- 1.0		0.8	ν	1

RECOMMENDED OPERATING CONDITIONS

Characteri	stic	Symbol	Min	Max	Unit	Notes	
V _{CC} Power Supply Current	MCM40200-70, t _{RC} = 130 ns MCM40200-80, t _{RC} = 150 ns MCM40200-10, t _{RC} = 180 ns	ICC1		1020 870 770	mA	2	
V _{CC} Power Supply Current (Standby) (FAS	= CAS = V _{IH})	lCC2	_	40	mA		
V _{CC} Power Supply Current During AS only Refresh Cycles	MCM40200-70, t _{RC} = 130 ns MCM40200-80, t _{RC} = 150 ns MCM40200-10, t _{RC} = 180 ns	lCC3		1020 870 770	mA	2	
V _{CC} Power Supply Current During Fast Page Mode Cycle	MCM40200-70, tp _C = 45 ns MCM40200-80, tp _C = 50 ns MCM40200-10, tp _C = 60 ns	ICC4	=	720 620 570	mA	2, 3	
V _{CC} Power Supply Current (Standby) (RAS	= CAS = V _{CC} - 0.2 V) MCM40200 MCM40L200	ICC5	=	20 4	mA		
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle	MCM40200-70, t _{RC} = 130 ns MCM40200-80, t _{RC} = 150 ns MCM40200-10, t _{RC} = 180 ns	lCC6	_ _ _	1020 870 770	m A	2	
V _{CC} Power Supply Current Battery Backup N CAS = CAS before RAS Cycling or 0.2V; W, I	Mode (t _{RC = 125} µs; t _{RAS =} 1µs; DQ, A0–A9 = VCC–0.2V or 0.2V) MCM40L200 only	ICC7	_	6.0	mA	2,4	
Input Leakage Current ($V_{SS} \le V_{in} \le V_{CC}$)		likg(l)	- 200	200	μА		
Output Leakage Current (CAS at Logic 1, VS	s ≤ V _{out} ≤ V _{CC})	likg(O)	- 20	20	μА		
Output High Voltage (I _{OH} = - 5 mA)		Voн	2.4		V		
Output Low Voltage (I _{OL} = 4.2 mA)		VOL		0.4	V		

NOTES:

- All voltages referenced to V_{SS}.
 Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
 Measured with one address transition per page mode cycle.
 1_{RAS} (Max) = 1µs is only applied to refresh of battery backup. t_{RAS} (Max) = 10µs is applied to functional operating.

RECOMMENDED OPERATING CONDITIONS

Characteristic	Symbol	Min	Max	Unit	Notes
Input Capacitance (A0-A9)	C _{I1}	_	110	pF	1
Input Capacitance (W)	C _{I2}		150	pF	1
Input Capacitance (RAS0-RAS2)	C _{I3}		45	ρF	1
Input Capacitance (CASO-CAS3)	C _{I4}	_	45	pF	1
I/O Capacitance (DQ0-DQ31)	C _{DQ1}	_	24	ρF	1
I/O Capacitance (ECC0-ECC7)	C _{DQ2}	_	24	pF	1

NOTE: 1. Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = 1 \(\Delta \) t / \(\Delta \) V.

AC OPERATING CONDITIONS AND CHARACTERISTICS

(V_{CC} = 5.0 V ± 10%, T_A = 0 to 70°C, Unless Otherwise Noted)

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

	Symbol		40200-70 40L200-70		40200-80 40L200-80		40200-10 40L200-10			
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Random Read or Write Cycle Time	RELREL	tRC	130		150	-	180	_	ns	5
Fast Page Mode Cycle Time	CELCEL	tPC	45	_	50		60		ns	
Access Time from RAS	tRELQV	1RAC	_	70	1	80		100	ns	6, 7
Access Time from CAS	tCELQV	†CAC	_	20	-	20	_	25	ns	6, 8
Access Time from Column Address	tavov	tAA		35		40	_	50	ns	6, 9
Access Time from Precharge CAS	†CEHQV	^t CPA		40	_	45		55	ns	6
CAS to Output in Low-Z	†CELQX	^t CLZ	0		0		0	l – .	ns	6
Output Buffer and Turn-Off Delay	CEHQZ	^t OFF	0	20	0	20	0	20	ns	10
Transition Time (Rise and Fall)	tT	tŢ	3	50	3	50	3	50	ns	
RAS Precharge Time	[†] REHREL	tRP	50		60		70	_	ns	
RAS Pulse Width	TRELREH	†RAS	70	10 k	80	10 k	100	10 k	ns	
RAS Pulse Width (Fast Page Mode)	^t RELREH	tRASP	70	200 k	80	200 k	100	200 k	ns	
RAS Hold Time	[†] CELREH	^t RSH	20	_	20		25		ns	
CAS Hold Time	^t RELCEH	tcsH	70	_	80	_	100		ns	
CAS Precharge to RAS Hold Time	¹ CEHREH	†RHCP	40	_	45		55	_	ns	
CAS Pulse Width	[†] CELCEH	^I CAS	20	10 k	20	10 k	25	10 k	ns	
RAS to CAS Delay Time	^t RELCEL	¹ RCD	20	50	20	60	25	75	ns	11
RAS to Column Address Delay Time	†RELAV	IRAD	15	35	15	40	20	50	ns	12
CAS to RAS Precharge Time	†CEHREL	^t CRP	5	· -	5	_	10		ns	
CAS Precharge Time	1CEHCEL	[†] CP	10	_	10		10	<u> </u>	ns	

NOTES:

- (continued)
- 1. V_{IH} min and V_{II} max are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL}. 2. An initial pause of 200 µs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- 4. AC measurements t_T = 5.0 ns.
- 5. The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- Measured with a current load equivalent to 2 TTL (-200 μA, +4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and VOL = 0.8 V.
- Assumes that t_{RCD} ≤ t_{RCD} (max).
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- Assumes that tpAD ≥ tpAD (max).
 toFF (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified tRCD (max) limit, then access time is controlled exclusively by tCAC-
- 12. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified tRAD (max) limit, then access time is controlled exclusively by tAA.


MCM40200+MCM40L200


READ AND WRITE CYCLES (Continued)


	Symb	ol	4010 40L1		40100-80 40100-10 40L100-80 40L100-10					
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Unit	Notes
Row Address Setup Time	tAVREL_	tasa	0	_	0	_	0	_	ns	
Row Address Hold Time	tRELAX_	^t RAH	10	_	10	<u> </u>	15	_	ns	
Column Address Setup Time	†AVCEĻ	†ASC	0		0	_	0		ns	
Column Address Hold Time	[†] CELAX	t _{CAH}	15		15		20	_	ns	
Column Address to RAS Lead Time	^t AVREH	[†] RAL	35		40	_	50	_	ns	
Read Command Setup Time	tWHCEL	tRCS	0	_	0		0		ns	
Read Command Hold Time Referenced to CAS	†CEHWX	^t RCH	0		0	-	0	_	ns	13
Read Command Hold Time Referenced to RAS	^t REHWX	[†] RRH	0	_	0	-	0		ns	13
Write Command Hold Time Referenced to CAS	tCELWH	twch	15	_	15	_	20	_	ns	
Write Command Pulse Width	tWLWH	twp	15	_	15	_	20		ns	
Write Command to RAS Lead Time	tWLREH	tawL	20		20	_	25	_	ns	
Write Command to CAS Lead Time	tWLCEH	tCWL	20		20	_	25	_	ns	
Data in Setup Time	^t DVCEL	tDS	0		0		0	<u> </u>	ns	14
Data in Hold Time	^t CELDX	tDH	15	_	15	_	20	_	ns	14
Refresh Period MCM40200 MCM40L200	tavav	tRFSH	<u> </u>	16 128	_	16 128	_	16 128	ms	
Write Command Setup Time	†WLCEL	twcs	0		0	_	Ö	_	ns	15
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	^t CSR	5	_	5	_	5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	[†] RELCEH	tCHB	15		15	_	20	_	ns	
RAS Precharge to CAS Active Time	†REHCEL	†RPC	0		0		0		ns	
CAS Precharge Time for CAS Before RAS Counter Time	†CEHCEL	[†] CPT	40	_	40	_	50		ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	tWHREL	twrp	10	_	10	-	10		ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	†RELWL	twr	10		10	_	10	_	ns	

NOTES:


^{13.} Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
14. These parameters are referenced to CAS leading edge in early write cycles and to W̄ leading edge in late write cycles.
15. t_{WCS} is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisfied, the condition of the data out (at access time) is indeterminate.
16. To avoid bus contention and potential damage to the module, RASO and RAS1 may not be active low simultaneously. Similarly, RAS2 and RAS3 may not be simultaneouslysetive low.








FAST PAGE MODE EARLY WRITE CYCLE




3


RAS ONLY REFRESH CYCLE (W is Don't Care)




CAS BEFORE RAS REFRESH CYCLE (A0-A9 is Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the module. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The ten address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (RAS) and column address strobe (CAS), into two separate 10-bit address fields. A total of twenty address bits, ten rows and ten columns, will decode one of the 1,048,576 word locations in the device. RAS active transition is followed by CAS active transition (active = V_{IL} , tacp minimum) for all read or write cycles. The delay between RAS and CAS active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external CAS signal is ignored until an internal RAS signal is available. This "gate" feature on the external CAS clock enables the internal CAS line as soon as the row address hold time (tRAH) specification is met (and defines tRCD minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the CAS clock.

There are three other variations in addressing the module: RAS only refresh cycle, CAS before RAS refresh cycle, and page mode. All three are discussed in separate sections that follow

READ CYCLE

The DRAM may be read with either a "normal" random read cycle or a page mode read cycle. The normal read cycle is outlined here, while the page mode cycle is discussed in a separate section.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with \overline{RAS} and \overline{CAS} active transitions latching the desired bit location. The write (\overline{W}) input level must be high (V_{IH}) , t_{RCS} (minimum) before the \overline{CAS} active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window. CAS controls read access time: CAS must be active before or at tRCD maximum to guarantee valid data out (DQ) at tRAC (access time from RAS active transition). If the tRCD maximum is exceeded, read access time is determined by the CAS clock active transition (tCAC).

The RAS and CAS clocks must remain active for a minimum time of trans and transparent reparties of transparent remain high throughout the cycle, and for time transparent remain high throughout the cycle, and for time transparent remain the data at that bit location. Once RAS transitions to inactive, it must remain inactive for a minimum time of transparent remains the procharge the internal device circuitry for the next active cycle. DQ is valid, but not latched, as long as the CAS clock is active. When the CAS clock transitions to inactive, the output

will switch to High Z (three-state) toFF after the inactive transi-

WRITE CYCLE

The user can write to the DRAM with either an early write or a page mode early write cycle. Early write mode is discussed here, while page mode write operations are covered in a separate section.

A write cycle begins as described in ADDRESSING THE RAM. Write mode is enabled by the transition of \overline{W} to active $(V_{||})$. Early write mode is distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{PAS} and t_{CAS} , and precharge time t_{PAS} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time t_{WCS} before \overline{CAS} active transition. Data in (DQ) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for t_{RWL} and t_{CWL} , respectively, after the start of the early write operation to complete the cycle.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 1024 column locations on a selected row of the module. Read access time in page mode (t_{CAC}) is typically half the regular \overline{RAS} clock access time, t_{RAC} . Page mode operation consists of keeping \overline{RAS} active while toggling \overline{CAS} between V_{IH} and V_{IL} . The row is latched by \overline{RAS} active transition, while each \overline{CAS} active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, \overline{CAS} transitions to inactive for minimum t_{CP} , while \overline{RAS} remains low (V_{IL}) . The second \overline{CAS} active transition while \overline{RAS} is low initiates the first page mode cycle (t_{PC}) . Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed in consecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by t_{RASP} . Page mode operation is ended when \overline{RAS} transitions to inactive, coincident with or following \overline{CAS} inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically refreshed (recharged) to maintain the correct bit state. Bits in the MCM40200 require refresh every 16 milliseconds, while refresh time for the MCM40L200 is 128 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM40200, and 124.8 microseconds for the MCM40200. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM40200 and 128 milliseconds on the MCM40L200.

A normal read or write operation to the RAM will refresh all the bits associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 \overline{RAS} -only refresh consists of \overline{RAS} transition to active, latching the row address to be refreshed, while \overline{CAS} remains high $(V_{|H})$ throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh is enabled by bringing $\overline{\text{CAS}}$ active before $\overline{\text{RAS}}$. This clock order actives an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle. The output buffer remains at the same state it was in during the previous cycle (hidden refresh). $\overline{\text{W}}$ must be inactive for time $t_{\overline{\text{WRP}}}$ before and time $t_{\overline{\text{WRP}}}$ after $\overline{\text{RAS}}$ active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding \overline{CAS} active at the end of a read or write cycle, while \overline{RAS} cycles inactive for $\overline{t_RP}$ and back to active, starts the hidden refresh. This is essentially the execution of a \overline{CAS} before \overline{RAS} refresh from a cycle in progress (see Figure 1). \overline{W} is subject to the same conditions with respect to \overline{RAS} active transition (to prevent test mode cycle) as in \overline{CAS} before \overline{RAS} refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of the device can be tested with a CAS before RAS refresh counter test. This refresh counter test is performed with read and write operations. During this test, the internal refresh counter generates the row address, while the external address input supplies the column address. The entire array is refreshed after 1024 test cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed only after a minimum of 8 CAS before RAS initialization cycles. The test procedure is as follows:

- 1. Write "0"s into all memory cells (normal write mode).
- Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 1024 times.
- Select a column address, and write "1" into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 1024 times.
- 4. Read "1"s (normal read mode), which were written at step 3.
- 5. Repeat steps 1 to 4 using complement data.




Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number) MCM 40200 or 40L200 Motorola Memory Prefix Speed (70 = 70ns, 80 = 80ns, 10 = 100ns) Part Number -Package (S = SIMM, SG = Gold Pad SIMM) Full Part Numbers - MCM40200S70 MCM40200SG70 MCM40200S80 MCM40200SG80 MCM40200S10 MCM40200SG10 MCM40L200S70 MCM40L200SG70 MCM40L200S80 MCM40L200SG80 MCM40L200SG10 MCM40L200S10