

LH53V4P00

CMOS 4M (512K × 8/256K × 16) MROM

FEATURES

- 524,288 × 8 bit organization
(Byte mode: $\overline{\text{BYTE}} = V_{\text{IL}}$)
262,144 × 16 bit organization
(Word mode: $\overline{\text{BYTE}} = V_{\text{IH}}$)
- Access time: 120 ns (MAX.)
- Supply current:
 - Operating: 35 mA (MAX.)
 - Standby: 30 μA (MAX.)
- Three-state output
- Power supply: 2.7 V to 3.6 V
- Static operation
- Package:
40-pin, 525-mil SOP
- Others:
 - Non programmable
 - Not designed or rated as radiation hardened
 - CMOS process (P type silicon substrate)

DESCRIPTION

The LH53V4P00 is a 4M-bit CMOS mask ROM (mask-programmable-read-only memory) organized as 524,288 × 8 bits. It is fabricated using silicon-gate CMOS process technology.

PIN CONNECTIONS




Figure 1. Pin Connections




Figure 2. LH53V4P00 Block Diagram

PIN DESCRIPTION

SIGNAL	PIN NAME
A ₁ - A ₁₇	Address input
D ₀ - D ₁₅	Data output
$\overline{\text{BYTE}}$	×8-bit/×16-bit (byte/word) mode select input

SIGNAL	PIN NAME
$\overline{\text{CE}}$	Chip enable input
$\overline{\text{OE}}$	Output enable input
V _{CC}	Power pin
GND	Ground

NOTE:

1. The D₁₅/A₁ pin becomes LSB address input (A₁) when the $\overline{\text{BYTE}}$ pin is set to be low in byte mode and data output (D₁₅) when set to be high in word mode.

TRUTH TABLE

\overline{CE}	\overline{OE}	BYTE	DATA OUTPUT		ADDRESS INPUT		SUPPLY CURRENT
			D ₀ - D ₇	D ₈ - D ₁₅	LSB	MSB	
H	X	X	High-Z	High-Z	—	—	Standby
L	H	X	High-Z	High-Z	—	—	Operating
L	L	H	D ₀ - D ₇	D ₈ - D ₁₅	A ₀	A ₁₇	Operating
L	L	L	D ₀ - D ₇	High-Z	A ₁	A ₁₇	Operating

NOTE:

X = Don't care; High-Z = High-impedance

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT
Supply voltage	V _{CC}	-0.3 to +4.6	V
Input voltage	V _{IN}	-0.3 to V _{CC} + 0.3	V
Output voltage	V _{OUT}	-0.3 to V _{CC} + 0.3	V
Operating temperature	T _{OPR}	-20 to +70	°C
Storage temperature	T _{STG}	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS (T_A = -20 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply voltage	V _{CC}	2.7	—	3.6	V

DC ELECTRICAL CHARACTERISTICS (V_{CC} = 2.7 V - 3.6 V, T_A = -20 to +70°C)

PARAMETER	SYMBOL	CONDITIONS	MIN.	MAX.	UNIT	NOTE
Input 'High' voltage	V _{IH}	—	0.7 × V _{CC}	V _{CC} + 0.3	V	—
Input 'Low' voltage	V _{IL}	—	-0.3	0.2 × V _{CC}	V	—
Output 'High' voltage	V _{OH}	I _{OH} = -100 μA	V _{CC} - 0.4	—	V	—
Output 'Low' voltage	V _{OL}	I _{OL} = 400 μA	—	0.4	V	—
Input leakage current	I _{LI}	V _{IN} = 0 V to V _{CC}	—	5	μA	—
Output leakage current	I _{LO}	V _{OUT} = 0 V to V _{CC}	—	5	μA	1
Operating current	I _{CC1}	t _{RC} = 120 ns	—	35	mA	2
	I _{CC2}	t _{RC} = 1 μs	—	25	mA	2
Standby current	I _{SB1}	$\overline{CE} = V_{IH}$	—	1	mA	—
	I _{SB2}	$\overline{CE} = V_{CC} - 0.2 V$	—	30	μA	—
Input capacitance	C _{IN}	f = 1 MHz, t _A = 25°C	—	10	pF	—
Output capacitance	C _{OUT}		—	10	pF	—

NOTES:

1. $\overline{CE} = V_{IH}$, $\overline{OE} = V_{IH}$, output is open
2. V_{IN} = V_{IH}, V_{IL}, $\overline{CE} = V_{IL}$, output is open

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 2.7\text{ V} - 3.6\text{ V}$, $T_A = -20\text{ to }+70^\circ\text{C}$)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE
Read cycle time	t_{RC}	120	—	ns	—
Address access time	t_{AA}	—	120	ns	—
Chip enable access time	t_{ACE}	—	120	ns	—
Output enable delay time	t_{OE}	—	60	ns	—
Output hold time	t_{OH}	0	—	ns	—
Output floating time	t_{CHZ}	—	60	ns	1
	t_{OHZ}	—	60	ns	

NOTE:

1. Determined by the time for the output to be opened. (Irrespective of output voltage)

AC TEST CONDITIONS

PARAMETER	RATING
Input voltage amplitude	$0.2 \times V_{CC} - 0.7 \times V_{CC}$
Input signal rise time	10 ns
Input signal fall time	10 ns
Input reference level	1.4 V
Output reference level	1.4 V
Output load condition	1TTL + 100 pF

NOTE:

It is recommended that a decoupling capacitor be connected between V_{CC} and GND pin.




Figure 3. Byte Mode
(BYTE = V_{IL})





Figure 3. Word Mode
(BYTE = V_{IH})

PACKAGE DIAGRAM



ORDERING INFORMATION

