

Integrated Circuits Group

www.DataSheet4U.com

LH28F128BFHED-PWTL90

Flash Memory 128M (8M × 16)

(Model No.: LHF12F01)

Spec No.: EL142079 Issue Date: February 26, 2002

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - Office electronics
 - Instrumentation and measuring equipment
 - Machine tools

SHARP

- Audiovisual equipment
- Home appliance
- Communication equipment other than for trunk lines
- (2) Those contemplating using the products covered herein for the following equipment <u>which demands high</u> reliability, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - Mainframe computers
 - Traffic control systems
 - Gas leak detectors and automatic cutoff devices
 - Rescue and security equipment
 - Other safety devices and safety equipment, etc.
- (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - Aerospace equipment
 - Communications equipment for trunk lines
 - Control equipment for the nuclear power industry
 - Medical equipment related to life support, etc.
- (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

LHF12F01


CONTENTS

PAGE

48-Lead TSOP Pinout 3
Pin Descriptions 4
Simultaneous Operation Modes Com Allowed with Four Planes
Memory Map 6
Identifier Codes and OTP Address for Read Operation
Identifier Codes and OTP Address for Read Operation on Partition Configuration 8
OTP Block Address Map for OTP Program
Bus Operation 10
Command Definitions 11
Functions of Block Lock and Block Lock-Down 13
Block Locking State Transitions upon Command Write 13
Block Locking State Transitions upon WP# Transition 14
Status Register Definition 15

Extended Status Register Definition 16
Partition Configuration Register Definition 17
Partition Configuration 17
1 Electrical Specifications 18
1.1 Absolute Maximum Ratings 18
1.2 Operating Conditions 18
1.2.1 Capacitance 19
1.2.2 AC Input/Output Test Conditions 19
1.2.3 DC Characteristics 20
1.2.4 AC Characteristics - Read-Only Operations
1.2.5 AC Characteristics - Write Operations 25
1.2.6 Reset Operations 27
1.2.7 Block Erase, Bank Erase, (Page Buffer) Program and OTP Program Performance
2 Related Document Information 29
3 Package and packing specification 30

LHF12F01



- CMOS Process (P-type silicon substrate)
- ETOX^{TM*} Flash Technology
- Not designed or rated as radiation hardened

The product, which is 8-Plane Page Mode Dual Work (Simultaneous Read while Erase/Program) Flash memory, is a low power, high density, low cost, nonvolatile read/write storage solution for a wide range of applications. The product can operate at V_{CC} =2.7V-3.6V and V_{PP} =1.65V-3.6V or 11.7V-12.3V. Its low voltage operation capability greatly extends battery life for portable applications.


The product provides high performance asynchronous page mode. It allows code execution directly from Flash, thus eliminating time consuming wait states. Furthermore, its newly configurative partitioning architecture allows flexible dual work operation.

The memory array block architecture utilizes Enhanced Data Protection features, and provides separate Parameter and Main Blocks that provide maximum flexibility for safe nonvolatile code and data storage.

Fast program capability is provided through the use of high speed Page Buffer Program.

Special OTP (One Time Program) block provides an area to store permanent code such as a unique number.

* ETOX is a trademark of Intel Corporation.



LHF12F01

			Table 1. Pin Descriptions
	Symbol	Туре	Name and Function
	A ₀ -A ₂₁	INPUT	ADDRESS INPUTS: Inputs for addresses. A ₀ -A ₂₁
	DQ ₀ -DQ ₁₅	INPUT/ OUTPUT	DATA INPUTS/OUTPUTS: Inputs data and commands during CUI (Command User Interface) write cycles, outputs data during memory array, status register, query code, identifier code and partition configuration register code reads. Data pins float to high-impedance (High Z) when the chip or outputs are deselected. Data is internally latched during an erase or program cycle.
	BE ₀ #, BE ₁ #	INPUT	BANK ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. BE_0 #-high (V_{IH}) and BE_1 #-high (V_{IH}) deselects the device and reduces power consumption to standby levels.
J.co	RST#	INPUT	RESET: When low (V_{IL}) , RST# resets internal automation and inhibits write operations which provides data protection. RST#-high (V_{IH}) enables normal operation. After power-up or reset mode, the device is automatically set to read array mode. RST# must be low during power-up/down.
	OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.
	WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of BE_0 # or BE_1 # or WE# (whichever goes high first).
	WP#	INPUT	WRITE PROTECT: When WP# is V_{IL} , locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and locked-down. When WP# is V_{IH} , lock-down is disabled.
	V _{PP}	INPUT	MONITORING POWER SUPPLY VOLTAGE: V _{PP} is not used for power supply pin. With V _{PP} \leq V _{PPLK} , block erase, bank erase, (page buffer) program or OTP program cannot be executed and should not be attempted. Applying 12V±0.3V to V _{PP} provides fast erasing or fast programming mode. In this mode, V _{PP} is power supply pin. Applying 12V±0.3V to V _{PP} during erase/program can only be done for a maximum of 1,000 cycles on each block. V _{PP} may be connected to 12V±0.3V for a total of 80 hours maximum. Use of this pin at 12V beyond these limits may reduce block cycling capability or cause permanent damage.
	V _{CC}	SUPPLY	DEVICE POWER SUPPLY (2.7V-3.6V): With $V_{CC} \leq V_{LKO}$, all write attempts to the flash memory are inhibited. Device operations at invalid V_{CC} voltage (see DC Characteristics) produce spurious results and should not be attempted.
	GND	SUPPLY	GROUND: Do not float any ground pins.

Table 2. Simultaneous Operation Modes Allowed with Eight $Planes^{(1, 2)}$												
		THEN THE MODES ALLOWED IN THE OTHER PARTITION IS:										
IF ONE PARTITION IS:	Read Array	Read ID/OTP	Read Status	Read Query	Word Program	Page Buffer Program	OTP Program	Block Erase	Bank Erase	Program Suspend	Block Erase Suspend	
Read Array	Х	Х	Х	Х	Х	Х		Х		Х	Х	
Read ID/OTP	Х	Х	Х	Х	Х	Х		Х		X	Х	
Read Status	Х	Х	Х	Х	Х	Х	Х	Х	Х	X	Х	
Read Query	Х	Х	Х	Х	Х	Х		Х		Х	Х	
Word Program	Х	Х	Х	Х							Х	
Page Buffer Program	Х	Х	Х	Х							X	
OTP Program			Х									
Block Erase	Х	Х	Х	Х								
Bank Erase			Х									
Program Suspend	Х	Х	Х	Х							X	
Block Erase Suspend	Х	Х	Х	Х	Х	Х				Х		

(1, 2)241. E2. 1.4 DI **T** 1 1 ~ 4 11

NOTES:

1. "X" denotes the operation available.

 Ar denotes the operation available.
 Configurative Partition Dual Work Restrictions: Status register reflects partition state, not WSM (Write State Machine) state - this allows a status register for each partition. Only one partition can be erased or programmed at a time - no command queuing. Commands must be written to an address within the block targeted by that command.

Γ

	BLOCK NUMBER	ADDRESS RANGE		Selected by BE ₀	#=V _{IL} (Bank 0)
	134 4K-WORD	3FF000H - 3FFFFFH			
	133 4K-WORD	3FE000H - 3FEFFFH			
	132 4K-WORD	3FD000H - 3FDFFFH			
	131 4K-WORD	3FC000H - 3FCFFFH			
	130 4K-WORD	3FB000H - 3FBFFFH			
	129 4K-WORD	3FA000H - 3FAFFFH		BLOCK NUMBER	ADDRESS RANGE
	128 4K-WORD	3F9000H - 3F9FFFH			1F8000H - 1FFFFFH
	127 4K-WORD 126 32K-WORD	3F8000H - 3F8FFFH 3F0000H - 3F7FFFH		63 32K-WORD 62 32K-WORD	1F0000H - 1F7FFFH
	125 32K-WORD	3E8000H - 3EFFFFH		62 32K-WORD 61 32K-WORD	1E8000H - 1EFFFFH
	123 32K-WORD	3E0000H - 3E7FFFH		60 32K-WORD	1E0000H - 1E7FFFH
PLANE	123 32K-WORD	3D8000H - 3DFFFFH		59 32K-WORD	1D8000H - 1DFFFFH
	122 32K-WORD	3D0000H - 3D7FFFH		58 32K-WORD	1D0000H - 1D7FFFH
Ľ	121 32K-WORD	3C8000H - 3CFFFFH		57 32K-WORD	1C8000H - 1CFFFFH
	120 32K-WORD	3C0000H - 3C7FFFH		56 32K-WORD	1C0000H - 1C7FFFH
PARAMETER	119 32K-WORD	3B8000H - 3BFFFFH	<u></u>	55 32K-WORD	1B8000H - 1BFFFFH
E	118 32K-WORD	3B0000H - 3B7FFFH	(UNIFORM PLANE	54 32K-WORD	1B0000H - 1B7FFFH
E	117 32K-WORD	3A8000H - 3AFFFFH	Ā	53 32K-WORD	1A8000H - 1AFFFFH
	116 32K-WORD	3A0000H - 3A7FFFH	Ľ	52 32K-WORD	1A0000H - 1A7FFFH
	115 32K-WORD 114 32K-WORD	398000H - 39FFFFH	ΙĿ	51 32K-WORD	198000H - 19FFFFH 190000H - 197FFFH
I	114 32K-WORD 113 32K-WORD	390000H - 397FFFH 388000H - 38FFFFH	≥,	50 32K-WORD 49 32K-WORD	188000H - 18FFFFH
16	113 32K-WORD	380000H - 387FFFH	OF	49 32K-WORD 48 32K-WORD	180000H - 187FFFH
	111 32K-WORD	378000H - 37FFFFH	Ε	47 32K-WORD	178000H - 17FFFFH
IΨ	110 32K-WORD	370000H - 377FFFH	Ī	46 32K-WORD	170000H - 177FFFH
PLANE3	109 32K-WORD	368000H - 36FFFFH	Б	45 32K-WORD	168000H - 16FFFFH
<u>[</u>]	108 32K-WORD	360000H - 367FFFH		44 32K-WORD	160000H - 167FFFH
~	107 32K-WORD	358000H - 35FFFFH	PLANE1	43 32K-WORD	158000H - 15FFFFH
	106 32K-WORD	350000H - 357FFFH	Z	42 32K-WORD	150000H - 157FFFH
	105 32K-WORD	348000H - 34FFFFH	Γ_{F}	41 32K-WORD	148000H - 14FFFFH
	104 32K-WORD	340000H - 347FFFH	Б	40 32K-WORD	140000H - 147FFFH
	103 32K-WORD	338000H - 33FFFFH		39 32K-WORD	138000H - 13FFFFH
	102 32K-WORD	330000H - 337FFFH		38 32K-WORD 37 32K-WORD	130000H - 137FFFH
	101 32K-WORD 100 32K-WORD	328000H - 32FFFFH		37 32K-WORD 36 32K-WORD	128000H - 12FFFFH
	99 32K-WORD	320000H - 327FFFH 318000H - 31FFFFH		35 32K-WORD	120000H - 127FFFH 118000H - 11FFFFH
	99 32K-WORD 98 32K-WORD	310000H - 317FFFH		34 32K-WORD	110000H - 117FFFH
	97 32K-WORD	308000H - 30FFFFH		33 32K-WORD	108000H - 10FFFFH
	96 32K-WORD	300000H - 307FFFH		32 32K-WORD	100000H - 107FFFH
	95 32K-WORD	2F8000H - 2FFFFFH		31 32K-WORD	0F8000H - 0FFFFFH
	94 32K-WORD	2F0000H - 2F7FFFH		30 32K-WORD	0F0000H - 0F7FFFH
	93 32K-WORD	2E8000H - 2EFFFFH		29 32K-WORD	0E8000H - 0EFFFFH
	92 32K-WORD	2E0000H - 2E7FFFH		28 32K-WORD	0E0000H - 0E7FFFH
	91 32K-WORD	2D8000H - 2DFFFFH		27 32K-WORD	0D8000H - 0DFFFFH
	90 32K-WORD	2D0000H - 2D7FFFH		26 32K-WORD	0D0000H - 0D7FFFH
	89 32K-WORD	2C8000H - 2CFFFFH		25 32K-WORD	0C8000H - 0CFFFFH
	88 32K-WORD	2C0000H - 2C7FFFH		24 32K-WORD	0C0000H - 0C7FFFH
Ξ	87 32K-WORD	2B8000H - 2BFFFFH 2B0000H - 2B7FFFH	5	23 32K-WORD 22 32K-WORD	0B8000H - 0BFFFFH
		2A8000H - 2AFFFFH 2A8000H - 2AFFFFH	Ĕ		0B0000H - 0B7FFFH 0A8000H - 0AFFFFH
	85 32K-WORD 84 32K-WORD	2A8000H - 2A7FFFH 2A0000H - 2A7FFFH	A	21 32K-WORD 20 32K-WORD	0A8000H - 0A7FFFH 0A0000H - 0A7FFFH
PLAN	84 32K-WORD 83 32K-WORD	298000H - 29FFFFH	(UNIFORM PLAN	19 32K-WORD	098000H - 09FFFFH
면	83 32K-WORD 82 32K-WORD	290000H - 297FFFH	[P	19 32K-WORD	090000H - 097FFFH
IΞ	81 32K-WORD	288000H - 28FFFFH	N S	17 32K-WORD	088000H - 08FFFFH
UNIFORM	80 32K-WORD	280000H - 287FFFH	SR SR	16 32K-WORD	080000H - 087FFFH
ΙĔ	79 32K-WORD	278000H - 27FFFFH	FC	15 32K-WORD	078000H - 07FFFFH
E	78 32K-WORD	270000H - 277FFFH	E	14 32K-WORD	070000H - 077FFFH
15	77 32K-WORD	268000H - 26FFFFH	5	13 32K-WORD	068000H - 06FFFFH
	76 32K-WORD	260000H - 267FFFH) C	12 32K-WORD	060000H - 067FFFH
三日	75 32K-WORD	258000H - 25FFFFH	Ε	11 32K-WORD	058000H - 05FFFFH
PLANE2	74 32K-WORD	250000H - 257FFFH	PLANE0	10 32K-WORD	050000H - 057FFFH
	73 32K-WORD	248000H - 24FFFFH 240000H 247EFEH	ΓV	9 32K-WORD	048000H - 04FFFFH 040000H - 047FFFH
[E	72 32K-WORD	240000H - 247FFFH 238000H - 23FFFFH	Ы	8 32K-WORD 7 32K-WORD	040000H - 047FFFH 038000H - 03FFFFH
	71 32K-WORD 70 32K-WORD	238000H - 23FFFFH 230000H - 237FFFH		6 32K-WORD	030000H - 037FFFH
	70 32K-WORD 69 32K-WORD	228000H - 22FFFFH		5 32K-WORD	028000H - 02FFFFH
	69 32K-WORD 68 32K-WORD	220000H - 227FFFH		4 32K-WORD	020000H - 027FFFH
	67 32K-WORD	218000H - 21FFFFH		3 32K-WORD	018000H - 01FFFFH
	66 32K-WORD	210000H - 217FFFH		2 32K-WORD	010000H - 017FFFH
	65 32K-WORD	208000H - 20FFFFH		1 32K-WORD	008000H - 00FFFFH
	64 32K-WORD	200000H - 207FFFH		0 32K-WORD	000000H - 007FFFH

LHF12F01

Selected by $BE_1 #= V_{IL} (Bank 1)$	BLOCK NUMBER	ADDRESS RANGE
	70 32K-WORD 69 32K-WORD	1F8000H - 1FFFFFH 1F0000H - 1F7FFFH
	68 32K-WORD	1E8000H - 1EFFFFH
	67 32K-WORD	1E0000H - 1E7FFFH
	66 32K-WORD 65 32K-WORD	1D8000H - 1DFFFFH 1D0000H - 1D7FFFH
BLOCK NUMBER ADDRESS RA	NGE 64 32K-WORD	1C8000H - 1CFFFFH
134 32K-WORD 3F8000H - 3FFFFFH 133 32K-WORD 3F0000H - 3F7FFFH	63 32K-WORD	1C0000H - 1C7FFFH
133 32K-WORD 3F0000H - 3F7FFFH 132 32K-WORD 3E8000H - 3EFFFFH	$\begin{array}{ c c c c c } \hline \blacksquare & \hline \hline \hline \hline \blacksquare & \hline \hline \hline \hline \blacksquare & \hline \hline \hline \hline \hline$	1B8000H - 1BFFFFH 1B0000H - 1B7FFFH
131 32K-WORD 3E0000H - 3E7FFFH	60 32K-WORD	1A8000H - 1AFFFFH
130 32K-WORD 3D8000H - 3DFFFFH 129 32K-WORD 3D0000H - 3D7FFFH	59 32K-WORD 58 32K-WORD	1A0000H - 1A7FFFH 198000H - 19FFFFH
128 32K-WORD 3D00001 - 3D711111 128 32K-WORD 3C8000H - 3CFFFFH	58 32K-WORD 57 32K-WORD	198000H - 197FFFH
127 32K-WORD 3C0000H - 3C7FFFH	56 32K-WORD	188000H - 18FFFFH
Image: Height of the system Image: Height of the	55 32K-WORD 54 32K-WORD	180000H - 187FFFH 178000H - 17FFFFH
124 32K-WORD 3A8000H - 3AFFFFH	53 32K-WORD	170000H - 177FFFH
123 32K-WORD 3A0000H - 3A7FFFH	52 32K-WORD	168000H - 16FFFFH
L 122 32K-WORD 398000H - 39FFFFH 121 32K-WORD 390000H - 397FFFH	$\begin{array}{ c c c } \hline 1 & 32K-WORD \\ \hline 50 & 32K-WORD \end{array}$	160000H - 167FFFH 158000H - 15FFFFH
120 32K-WORD 388000H - 38FFFFH	49 32K-WORD	150000H - 157FFFH
O 119 32K-WORD 380000H - 387FFFH 118 32K-WORD 378000H - 37FFFFH	48 32K-WORD	148000H - 14FFFFH
120 32k-WORD 3B8000H - 3BFFFFH 123 32k-WORD 3B0000H - 3B7FFFH 124 32k-WORD 3A8000H - 3A7FFFH 123 32k-WORD 3A0000H - 3A7FFFH 121 32k-WORD 398000H - 397FFFH 122 32k-WORD 398000H - 397FFFH 120 32k-WORD 399000H - 397FFFH 120 32k-WORD 388000H - 387FFFH 119 32k-WORD 380000H - 377FFFH 118 32k-WORD 370000H - 377FFFH 116 32k-WORD 368000H - 36FFFFH	47 <u>32K-WORD</u> 46 <u>32K-WORD</u>	140000H - 147FFFH 138000H - 13FFFFH
	45 32K-WORD	130000H - 137FFFH
115 32K-WORD 360000H - 367FFFH 114 32K-WORD 358000H - 35FFFFH	44 32K-WORD 43 32K-WORD	128000H - 12FFFFH
115 32K-WORD 360000H - 367FFFH 114 32K-WORD 358000H - 35FFFFH 113 32K-WORD 350000H - 357FFFH 112 32K-WORD 348000H - 347FFFH 112 32K-WORD 348000H - 347FFFH 348000H - 347FFFH 342000H - 347FFFH	43 32K-WORD 42 32K-WORD	120000H - 127FFFH 118000H - 11FFFFH
112 32K-WORD 348000H - 34FFFFH	41 32K-WORD	110000H - 117FFFH
111 32K-WORD 340000H - 347FFFH 110 32K-WORD 338000H - 33FFFFH	40 <u>32K-WORD</u> 39 <u>32K-WORD</u>	108000H - 10FFFFH 100000H - 107FFFH
109 32K-WORD 330000H - 337FFFH	JJ JZR WORD	10000011-10/11111
108 32K-WORD 328000H - 32FFFFH 107 32K-WORD 320000H - 327FFFH	38 32K-WORD	0F8000H - 0FFFFFH
106 32K-WORD 320000H - 327FFFH	37 32K-WORD	0F0000H - 0F7FFFH
105 32K-WORD 310000H - 317FFFH	36 32K-WORD 35 32K-WORD	0E8000H - 0EFFFFH 0E0000H - 0E7FFFH
104 32K-WORD 308000H - 30FFFFH 103 32K-WORD 300000H - 307FFFH	34 32K-WORD	0D8000H - 0DFFFFH
	33 32K-WORD 32 32K-WORD	0D0000H - 0D7FFFH 0C8000H - 0CFFFFH
102 32K-WORD 2F8000H - 2FFFFFH	32 32K-WORD 31 32K-WORD	0C0000H - 0C7FFFH
101 32K-WORD 2F0000H - 2F7FFH	30 32K-WORD	0B8000H - 0BFFFFH
100 32K-WORD 2E8000H - 2EFFFH 99 32K-WORD 2E0000H - 2E7FFFH	29 <u>32K-WORD</u> 28 <u>32K-WORD</u>	0B0000H - 0B7FFFH 0A8000H - 0AFFFFH
98 32K-WORD 2D8000H - 2DFFFFH	27 32K-WORD	0A0000H - 0A7FFFH
97 32K-WORD 2D0000H - 2D7FFFH 96 32K-WORD 2C8000H - 2CFFFFH	4 26 $32K$ -WORD	098000H - 09FFFFH
96 32K-WORD 2C8000H - 2CFFFFH 95 32K-WORD 2C0000H - 2C7FFFH	25 <u>32K-WORD</u> 24 <u>32K-WORD</u>	090000H - 097FFFH 088000H - 08FFFFH
94 32K-WORD 2B8000H - 2BFFFFH	23 32K-WORD	080000H - 087FFFH
III 93 32K-WORD 2B0000H - 2B7FFFH 92 32K-WORD 2A8000H - 2AFFFFH	$\begin{array}{c} \square \\ \square \\ \square \\ \square \\ \square \\ \end{array} \begin{array}{c} 22 \\ 21 \\ 32 \text{K-WORD} \end{array}$	078000H - 07FFFFH 070000H - 077FFFH
91 32K-WORD 2A0000H - 2A7FFFH	$\sum_{i=1}^{i} \frac{21}{20} \frac{32\text{K-WORD}}{32\text{K-WORD}}$	068000H - 06FFFFH
90 32K-WORD 298000H - 29FFFFH 290 200000H - 207FFFH 200000H - 207FFFH	1 9 32K-WORD	060000H - 067FFFH
89 32K-WORD 290000H - 297FFFH 88 32K-WORD 288000H - 28FFFFH	$\begin{array}{ c c c c } \hline 18 & 32K-WORD \\ \hline 17 & 32K-WORD \\ \hline \end{array}$	058000H - 05FFFFH 050000H - 057FFFH
87 32K-WORD 280000H 287FFFH		048000H - 04FFFFH
Image: Work of the second system 86 32K-WORD 278000H - 27FFFFH 85 32K-WORD 270000H - 277FFFH	15 32K-WORD 14 32K-WORD	040000H - 047FFFH 038000H - 03FFFFH
93 32K-WORD 2B0000H - 2B7FFH 92 32K-WORD 2A8000H - 2A7FFFH 91 32K-WORD 2A0000H - 2A7FFFH 93 32K-WORD 2A0000H - 2A7FFFH 93 32K-WORD 298000H - 297FFFH 89 32K-WORD 298000H - 297FFFH 88 32K-WORD 288000H - 287FFFH 87 32K-WORD 288000H - 287FFFH 86 32K-WORD 288000H - 287FFFH 86 32K-WORD 280000H - 27FFFH 86 32K-WORD 280000H - 27FFFH 86 32K-WORD 280000H - 27FFFH 84 32K-WORD 270000H - 277FFFH 84 32K-WORD 26000H - 267FFFH 92 200 27000H - 277FFFH 92 200 26000H - 267FFFH	$\begin{bmatrix} 14 & 32K-WORD \\ 13 & 32K-WORD \end{bmatrix}$	038000H - 037FFFH
83 32K-WORD 260000H - 267FFFH	12 32K-WORD	028000H - 02FFFFH
E 82 32K-WORD 258000H - 25FFFFH Z 81 32K-WORD 250000H - 257FFFH	11 <u>32K-WORD</u> 10 <u>32K-WORD</u>	020000H - 027FFFH 018000H - 01FFFFH
C1 83 32K-WORD 250000H - 25/FFFH 82 32K-WORD 258000H - 25/FFFH 81 32K-WORD 258000H - 25/FFFH 80 32K-WORD 250000H - 25/FFFH 80 32K-WORD 248000H - 24/FFFH 79 32K-WORD 240000H - 24/FFFH	9 32K-WORD	010000H - 017FFFH
	8 32K-WORD	008000H - 00FFFFH
78 32K-WORD 238000H - 23FFFFH 77 32K-WORD 230000H - 237FFFH	7 4K-WORD 6 4K-WORD	007000H - 007FFFH 006000H - 006FFFH
76 32K-WORD 228000H - 227FFFH	5 4K-WORD	005000H - 005FFFH
75 32K-WORD 220000H - 227FFFH	4 4K-WORD	004000H - 004FFFH
74 32K-WORD 218000H - 21FFFFH 73 32K-WORD 210000H - 217FFFH	3 4K-WORD 2 4K-WORD	003000H - 003FFFH 002000H - 002FFFH
72 32K-WORD 208000H - 20FFFFH	1 4K-WORD	001000H - 001FFFH
71 32K-WORD 20000H - 207FFFH	0 4K-WORD	000000H - 000FFFH

	Table 3. Identifier Codes and OTP Addres	ss for Read Operation			
	Code	Address $[A_{15}-A_0]^{(1)}$	Data [DQ ₁₅ -DQ ₀]	Notes	
Manufacturer Code	Manufacturer Code	0000H	00B0H		
Device Code	Device Code	0001H	00B0H (BE ₀ #=V _{IL})	2	
		000111		2	
Block Lock Configuration	Block is Unlocked		$DQ_0 = 0$	3	
dom	Block is Locked	Block	$DQ_0 = 1$	3	
	Block is not Locked-Down	Address + 2	$DQ_1 = 0$	3	
	Block is Locked-Down		DQ ₁ = 1	3	
Device Configuration Code	Partition Configuration Register	0006H	PCRC	4	
OTP	OTP Lock	0080H	OTP-LK	5, 7	
	OTP	0081-0088H	OTP	6, 7	

NOTES:

1. The address A_{21} - A_{16} are shown in below table for reading the manufacturer, device, lock configuration, device configuration code and OTP data.

2. Bank 0 (selected by $BE_0 #=V_{IL}$) has its parameter blocks in the plane3 (The highest address within the bank). Bank 1 (selected by $BE_1 #=V_{IL}$) has its parameter blocks in the plane0 (The lowest address within the bank).

3. DQ_{15} - DQ_2 are reserved for future implementation.

4. PCRC=Partition Configuration Register Code. 5. OTP-LK=OTP Block Lock configuration.

6. OTP=OTP Block data.

7. When the data within OTP block is read, BE_0 must be V_{IL} .

OTP block in Bank 1 (selected by $BE_1 #= V_{IL}$) should not be used.

Table 4. Identifier Codes and OTP Address for Read Operation on Partition Configuration⁽¹⁾

Partition C	Configuration I	Register ⁽²⁾	Address ⁽³⁾
PCR.10	PCR.9	PCR.8	[A ₂₁ -A ₁₆]
0	0	0	00H
0	0	1	00H or 10H
0	1	0	00H or 20H
1	0	0	00H or 30H
0	1	1	00H or 10H or 20H
1	1	0	00H or 20H or 30H
1	0	1	00H or 10H or 30H
1	1	1	00H or 10H or 20H or 30H

NOTES:

1. The address to read the identifier codes or OTP data is dependent on the partition which is selected when writing the Read Identifier Codes/OTP command (90H).

2. Refer to Table 12 for the partition configuration register.

3. When the data within OTP block is read, BE_0 # must be V_{IL} . OTP block in Bank 1 (selected by BE_1 #= V_{IL}) should not be used.

LHF12F01

www.DataSheet4U.com




Figure 3. OTP Block Address Map for OTP Program⁽¹⁾ (The area outside 80H~88H cannot be used.)

NOTE:

1. When the OTP program operation is executed, write the OTP Program command with BE_0 # at V_{IL} . OTP block in Bank 1 (selected by BE_1 #= V_{IL}) should not be used.

Table 5. Bus $Operation^{(1, 2)}$											
Mode		Notes	RST#	BE ₀ #	BE ₁ #	OE#	WE#	Address	V _{PP}	DQ ₀₋₁₅	
	Bank 0			V _{IL}	V _{IH}					D	
Read Array	Bank 1	6	V_{IH}	V _{IH}	V _{IL}	V_{IL}	V_{IH}	Х	Х	D _{OUT}	
	Inhibited			V _{IL}	V _{IL}					N/A	
Output Disable			V _{IH}	V _{IL}	V _{IL}	V _{IH}	V _{IH}	Х	Х	High Z	
	Bank 0			V _{IH}	V _{IL}						
Standby	Bank 1		V _{IH}	V _{IL}	V _{IH}	Х	Х	Х	Х	High Z	
om	Bank 0, 1			V _{IH}	V _{IH}						
Reset		3	V_{IL}	Х	Х	Х	Х	Х	Х	High Z	
Read Identifier	Bank 0			V _{IL}	V_{IH}	V _{IL}	V _{IH}	See Table 3 and Table 4	X	See Table 3 and	
Codes/OTP	Bank 1	6,9	V _{IH}	V _{IH}	V _{IL}					Table 4	
	Inhibited			V _{IL}	V_{IL}					N/A	
	Bank 0			V _{IL}	V _{IH}					See	
Read Query	Bank 1	6,7	V_{IH}	V _{IH}	V _{IL}	V_{IL}	V_{IH}	See Appendix	Х	Appendix	
	Inhibited			V _{IL}	V_{IL}			rr · ·		N/A	
	Bank 0			V _{IL}	V _{IH}					D _{IN}	
Write	Bank 1	4,5, 6,8	V_{IH}	V _{IH}	V _{IL}	V_{IH}	V _{IL}	Х	Х	PIN	
	Inhibited	- ,0		V _{IL}	V _{IL}					N/A	

NOTES:

1. Refer to DC Characteristics. When $V_{PP} \leq V_{PPLK}$, memory contents can be read, but cannot be altered. 2. X can be V_{IL} or V_{IH} for control pins and addresses, and V_{PPLK} or $V_{PPH1/2}$ for V_{PP} . See DC Characteristics for V_{PPLK}

and $V_{PPH1/2}$ voltages. 3. RST# at GND±0.2V ensures the lowest power consumption.

4. Command writes involving block erase, (page buffer) program or OTP program are reliably executed when $V_{PP}=V_{PPH1/2}$ and $V_{CC}=2.7V-3.6V$.

Command writes involving bank erase are reliably executed when $V_{PP}=V_{PPH1}$ and $V_{CC}=2.7V-3.6V$. 5. Refer to Table 6 for valid D_{IN} during a write operation.

6. Never hold OE# low and WE# low at the same timing.

7. Refer to Appendix of LH28F128BF series for more information about query code.

8. While the erase or program operation is executed in one bank, it is inhibited to execute the erase or program operation in another bank.

9. When the data within OTP block is read, BE_0 # must be V_{IL} . OTP block in Bank 1 (selected by BE_1 #= V_{IL}) should not be used.

Table 6. Command Definitions ⁽¹²⁾											
	Bus		First Bus Cycle			Second Bus Cycle					
Command	Cycles Req'd	Notes	Oper ⁽¹⁾	Addr ⁽²⁾	Data ⁽³⁾	Oper ⁽¹⁾	Addr ⁽²⁾	Data ⁽³⁾			
Read Array	1	2	Write	PA	FFH						
Read Identifier Codes/OTP	≥2	2,3,4,11	Write	PA	90H	Read	IA or OA	ID or OD			
Read Query	≥ 2	2,3,4	Write	PA	98H	Read	QA	QD			
Read Status Register	2	2,3	Write	PA	70H	Read	PA	SRD			
Clear Status Register	1	2	Write	PA	50H						
Block Erase	2	2,3,5	Write	BA	20H	Write	BA	D0H			
Bank Erase	2	2,5,9	Write	Х	30H	Write	Х	D0H			
Program	2	2,3,5,6	Write	WA	40H or 10H	Write	WA	WD			
Page Buffer Program	≥4	2,3,5,7	Write	WA	E8H	Write	WA	N-1			
Block Erase and (Page Buffer) Program Suspend	1	2,8,9	Write	PA	B0H						
Block Erase and (Page Buffer) Program Resume	1	2,8,9	Write	PA	D0H						
Set Block Lock Bit	2	2	Write	BA	60H	Write	BA	01H			
Clear Block Lock Bit	2	2,10	Write	BA	60H	Write	BA	D0H			
Set Block Lock-down Bit	2	2	Write	BA	60H	Write	BA	2FH			
OTP Program	2	2,3,9,11	Write	OA	COH	Write	OA	OD			
Set Partition Configuration Register	2	2,3	Write	PCRC	60H	Write	PCRC	04H			

(10)

NOTES:

1. Bus operations are defined in Table 5.

2. The address which is written at the first bus cycle should be the same as the address which is written at the second bus cycle.

X=Any valid address. Bank erase is executed to the bank selected by BE₀# or BE₁#.

PA=Address within the selected partition.

IA=Identifier codes address (See Table 3 and Table 4).

QA=Query codes address. Refer to Appendix of LH28F128BF series for details.

BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.

WA=Address of memory location for the Program command or the first address for the Page Buffer Program command. OA=Address of OTP block to be read or programmed (See Figure 3).

PCRC=Partition configuration register code presented on the address A₀-A₁₅.

3. ID=Data read from identifier codes. (See Table 3 and Table 4).

QD=Data read from query database. Refer to Appendix of LH28F128BF series for details.

SRD=Data read from status register. See Table 10 and Table 11 for a description of the status register bits.

- WD=Data to be programmed at location WA. Data is latched on the rising edge of WE# or BE_0 # or BE_1 # (whichever goes high first).
- OD=Data to be programmed at location OA. Data is latched on the rising edge of WE# or BE_0 # or BE_1 # (whichever goes high first).

N-1=N is the number of the words to be loaded into a page buffer.

- 4. Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code, partition configuration register code and the data within OTP block (See Table 3 and Table 4). The Read Query command is available for reading CFI (Common Flash Interface) information.
- 5. Block erase, bank erase or (page buffer) program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when RST# is V_{IH} .

6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.

7. Following the third bus cycle, inputs the program sequential address and write data of "N" times. Finally, input the any valid address within the target partition to be programmed and the confirm command (D0H). Refer to Appendix of

- LH28F128BF series for details.
- 8. If the program operation in one partition is suspended and the erase operation in other partition is also suspended, the suspended program operation should be resumed first, and then the suspended erase operation should be resumed next.
- 9. Bank erase and OTP program operations can not be suspended. The OTP Program command can not be accepted while the block erase operation is being suspended.
- 10. Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when WP# is VIL. When
- WP# is V_{II}, lock-down bit is disabled and the selected block which is indecked regardless of lock-down configuration.
 11. When the data within OTP block is read, BE₀# must be V_{IL}. When the OTP program operation is executed, write the OTP Program command with BE₀# at V_{IL}. OTP block in Bank 1 (selected by BE₁#=V_{IL}) should not be used.
 12. Commands other than those shown above are reserved by SHARP for future device implementations and should not be
- used.

		(2)			
State	WP#	$DQ_1^{(1)}$	$DQ_0^{(1)}$	State Name	Erase/Program Allowed ⁽²⁾
[000]	0	0	0	Unlocked	Yes
[001] ⁽³⁾	0	0	1	Locked	No
[011]	0	1	1	Locked-down	No
[100]	1	0	0	Unlocked	Yes
[101] ⁽³⁾	1	0	1	Locked	No
[110] ⁽⁴⁾	1	1	0	Lock-down Disable	Yes
[111]	1	1	1	Lock-down Disable	No

Table 7.	Functions	of Block	Lock ⁽⁵⁾	and Block	Lock-Down
----------	-----------	----------	---------------------	-----------	-----------

www.DataSheet4U.com

NOTES:

1. DQ₀=1: a block is locked; DQ₀=0: a block is unlocked.

 $DQ_1=1$: a block is locked-down; $DQ_1=0$: a block is not locked-down.

2. Erase and program are general terms, respectively, to express: block erase, bank erase and (page buffer) program operations.

3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] (WP#=0) or [101] (WP#=1), regardless of the states before power-off or reset operation.

4. When WP# is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.

5. OTP (One Time Program) block has the lock function which is different from those described above.

	Curren	t State		Result after L	lock Command Writte	ommand Written (Next State)			
State	WP#	DQ ₁	DQ ₀	Set Lock ⁽¹⁾	Clear Lock ⁽¹⁾	Set Lock-down ⁽¹⁾			
[000]	0	0	0	[001]	No Change	[011] ⁽²⁾			
[001]	0	0	1	No Change ⁽³⁾	[000]	[011]			
[011]	0	1	1	No Change	No Change	No Change			
[100]	1	0	0	[101]	No Change	[111] ⁽²⁾			
[101]	1	0	1	No Change	[100]	[111]			
[110]	1	1	0	[111]	No Change	[111] ⁽²⁾			
[111]	1	1	1	No Change	[110]	No Change			

Table 8. Block Locking State Transitions upon Command Write⁽⁴⁾

NOTES:

1. "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.

2. When the Set Block Lock-Down Bit command is written to the unlocked block ($DQ_0=0$), the corresponding block is locked-down and automatically locked at the same time.

3. "No Change" means that the state remains unchanged after the command written.

4. In this state transitions table, assumes that WP# is not changed and fixed V_{IL} or V_{IH} .

Tuble 7. Block Locking State Transitions upon (11) Transition										
		Current S	State		Result after WP# Transition (Next State)					
Previous State	State	WP#	DQ ₁	DQ ₀	WP#= $0 \rightarrow 1^{(1)}$	WP#= $1 \rightarrow 0^{(1)}$				
-	[000]	0	0	0	[100]	-				
-	[001]	0	0	1	[101]	-				
[110] ⁽²⁾	[011]	0	1	1	[110]	-				
Other than $[110]^{(2)}$	[011]	0	1	1	[111]	-				
-	[100]	1	0	0	-	[000]				
-	[101]	1	0	1	-	[001]				
-	[110]	1	1	0	-	[011] ⁽³⁾				
-	[111]	1	1	1	-	[011]				

Table 9. Block Locking State Transitions upon WP# Transition⁽⁴⁾

NOTES:

SHARP

www.DataSheet4U.com


1. "WP#=0 \rightarrow 1" means that WP# is driven to V_{IH} and "WP#=1 \rightarrow 0" means that WP# is driven to V_{IL}.

2. State transition from the current state [011] to the next state depends on the previous state. 3. When WP# is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.

4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.

R	R	R	R	R	R	R	R	
15	14	13	12	11	10	9	8	
WSMS	BESS	BEFCES	PBPOPS	VPPS	PBPSS	DPS	R	
7	6	5	4	3	2	1	0	
	= RESERVED MENTS (R)	FOR FUTURE			NOT	ES:		
1 = Ready 0 = Busy		HINE STATUS		(Write State M be occupied by	indicates the sta achine). Even if the other partiti s configuration.	the SR.7 is "1",	the WSM m	
1 = Block	K ERASE SUS Erase Suspende Erase in Progre		S (BESS)		o determine blo n or OTP progra R.7="0".			
 SR.5 = BLOCK ERASE AND BANK ERASE STATUS (BEFCES) 1 = Error in Block Erase or Bank Erase 0 = Successful Block Erase or Bank Erase 				If both SR.5 and SR.4 are "1"s after a block erase, bank erase page buffer program, set/clear block lock bit, set block lock down bit, set partition configuration register attempt, an improper command sequence was entered.				
OTP 1 = Error i	PROGRAM S	OGRAM AND FATUS (PBPOP) Program or OT fer) Program or	P Program	The WSM inte Block Erase, 1	provide a contin rrogates and ind Bank Erase, (Pa	icates the V _{PP} l age Buffer) Pro	evel only af ogram or O	
	TATUS (VPPS) DW Detect, Op K			report accurate	nand sequences feedback when provide a contir	V _{PP} ≠V _{PPH1} , V _F	op _{H2} or V _{PPL}	
SR.2 = (PAGE STAT 1 = (Page 1	BUFFER) PR US (PBPSS) 3uffer) Prograr	OGRAM SUSP n Suspended n in Progress/Co		bit. The WSM Erase, Bank E command sequ attempted open block lock co	interrogates the rase, (Page Buff ences. It informa- ration, if the blo- onfiguration co es/OTP comma	block lock bit or er) Program or s the system, de ck lock bit is se des after writi	nly after Blo OTP Progra pending on t et. Reading t ing the Re	
1 = Erase o	or Program Atte d Block, Opera				nd SR.0 are rese when polling the			
		TURE ENHAN	CEMENTS (D					

	R	R	R	R	R	R	R
15	14	13	12	11	10	9	8
SMS	R	R	R	R	R	R	R
7	6	5	4	3	2	1	0
ENHANC XSR.7 = STA ^{Dm} 1 = Page 0 = Page	ESERVED FOR F EMENTS (R) TE MACHINE S Buffer Program a Buffer Program n ESERVED FOR FU	TATUS (SMS) available aot available		If XSR.7 is "0" Buffer Program check if page b XSR.15-8 and	NOT a Page Buffer dicates that the ', the command (E8 puffer is availabl a XSR.6-0 are lisked out when	Program co entered comm is not accepted BH) should be le or not. reserved for	and a next Pa issued again future use a



1 Electrical Specifications	*WARNING: Stressing the device beyond the "Absolute
1.1 Absolute Maximum Ratings [*]	Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond
Operating Temperature During Read, Erase and Program40°C to +85°C ⁽¹⁾	the "Operating Conditions" may affect device reliability.
	NOTES:
Storage Temperature During under Bias40°C to +85°C During non Bias65°C to +125°C J.com Voltage On Any Pin	 Operating temperature is for extended temperature product defined by this specification. All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on V_{CC} and V_{PP} pins. During transitions, this level may undershoot to -2.0V for periods <20ns.
(except V _{CC} and V _{PP})0.5V to V _{CC} +0.5V $^{(2)}$	Maximum DC voltage on input/output pins and V_{CC} is V_{CC} +0.5V which, during transitions, may overshoot to V_{CC} +2.0V for periods <20ns.
V_{CC} Supply Voltage0.2V to +3.9V $^{(2)}$	 Maximum DC voltage on V_{PP} may overshoot to +13.0V for periods <20ns. V_{PP} erase/program voltage is normally 2.7V-3.6V. Applying 11.7V-12.3V to V_{PP} during erase/program
V_{PP} Supply Voltage0.2V to 12.6V $^{(2,\ 3,\ 4)}$	can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. V _{PP} may be connected to 11.7V-12.3V for a total of 80
Output Short Circuit Current 100mA ⁽⁵⁾	hours maximum.5. Output shorted for no more than one second. No more than one output shorted at a time.

1.2 Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Operating Temperature	T _A	-40	+25	+85	°C	
V _{CC} Supply Voltage	V _{CC}	2.7	3.0	3.6	V	1
V _{PP} Voltage when Used as a Logic Control	V _{PPH1}	1.65	3.0	3.6	V	1
V _{PP} Supply Voltage	V _{PPH2}	11.7	12	12.3	V	1, 2
Main Block Erase Cycling: V _{PP} =3.0V		100,000			Cycles	
Parameter Block Erase Cycling: V _{PP} =3.0V		100,000			Cycles	
Main Block Erase Cycling: V _{PP} =12V, 80 hrs.				1,000	Cycles	
Parameter Block Erase Cycling: V _{PP} =12V, 80 hrs.				1,000	Cycles	
Maximum V _{PP} hours at 12V				80	Hours	

NOTES:

1. See DC Characteristics tables for voltage range-specific specification.

2. Applying V_{PP} =11.7V-12.3V during a erase or program can be done for a maximum of 1,000 cycles on the main blocks and 1,000 cycles on the parameter blocks. A permanent connection to V_{PP} =11.7V-12.3V is not allowed and can cause damage to the device.


1.2.1 Capacitance⁽¹⁾ (T_A =+25°C, f=1MHz)

1.2.2 AC Input/Output Test Conditions

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} =0.0V		12	16	pF
Output Capacitance	C _{OUT}	V _{OUT} =0.0V		20	24	pF

NOTE:

1. Sampled, not 100% tested.








Figure 6. Transient Equivalent Testing Load Circuit

Table 13. Con	ofiguration	Capacitance	Loading Value	е
---------------	-------------	-------------	---------------	---

Test Configuration	C _L (pF)
V _{CC} =2.7V-3.6V	50

1.2.3 DC Characteristics

V_{CC}=2.7V-3.6V

r					1			1
Symbol	Paran	neter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
I _{LI}	Input Load Current		1	-2.0		+2.0	μA	V _{CC} =V _{CC} Max.,
I _{LO}	Output Leakage Cur	1	-2.0		+2.0	μΑ	V _{IN} /V _{OUT} =V _{CC} or GND	
I _{CCS}	V _{CC} Standby Curren	1		8	40	μΑ	$V_{CC}=V_{CC}Max.,$ $BE_0\#=BE_1\#=RST\#=$ $V_{CC}\pm 0.2V,$ $WP\#=V_{CC} \text{ or } GND$	
I _{CCAS}	V _{CC} Automatic Power Savings Current		1,4		8	40	μΑ	$V_{CC}=V_{CC}Max.,$ BE ₀ # or BE ₁ #= GND±0.2V, WP#=V _{CC} or GND
I _{CCD}	V _{CC} Reset Power-D	own Current	1		8	40	μΑ	RST#=GND±0.2V
T	Average V _{CC} Read Current Normal Mode		1,7		15	25	mA	$V_{CC} = V_{CC}Max.,$ BE ₀ # or BE ₁ #=V _{IL} ,
I _{CCR}	Average V _{CC} Read Current Page Mode	8 Word Read	1,7		5	10	mA	OE#=V _{IH} , f=5MHz
т	V (Dogo Duffer) D	no onome Commont	1,5,7		20	60	mA	V _{PP} =V _{PPH1}
I _{CCW}	V _{CC} (Page Buffer) P		1,5,7		10	20	mA	V _{PP} =V _{PPH2}
T	V _{CC} Block Erase, Ba	ank	1,5,7		10	30	mA	V _{PP} =V _{PPH1}
I _{CCE}	Erase Current		1,5,7		10	30	mA	V _{PP} =V _{PPH2}
I _{CCWS} I _{CCES}	V _{CC} (Page Buffer) P Block Erase Suspend	-	1,2,7		10	200	μΑ	BE ₀ #=BE ₁ #=V _{IH}
I _{PPS} I _{PPR}	V _{PP} Standby or Read	d Current	1,6,7		4	10	μΑ	V _{PP} ≤V _{CC}
I	V _{PP} (Page Buffer) P	rogram Current	1,5,6,7		2	5	μΑ	V _{PP} =V _{PPH1}
I _{PPW}	v pp (r age Builer) r	logram Current	1,5,6,7		10	30	mA	V _{PP} =V _{PPH2}
т	V _{PP} Block Erase, Ba	ınk	1,5,6,7		2	5	μΑ	V _{PP} =V _{PPH1}
IPPE	Erase Current		1,5,6,7		5	15	mA	V _{PP} =V _{PPH2}
т	V _{PP} (Page Buffer) P	rogram	1,6,7		2	5	μA	V _{PP} =V _{PPH1}
I _{PPWS}	Suspend Current		1,6,7		10	200	μA	V _{PP} =V _{PPH2}
т	V Plack Freese Ser	anond Current	1,6,7		2	5	μA	V _{PP} =V _{PPH1}
I _{PPES}	V _{PP} Block Erase Sus	spena Current	1,6,7		10	200	μA	V _{PP} =V _{PPH2}

DC Characteristics (Continued)

V_{CC}=2.7V-3.6V

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
V _{IL}	Input Low Voltage	5	-0.4		0.4	V	
V _{IH}	Input High Voltage	5	V _{CC} -0.4		V _{CC} + 0.4	V	
V _{OL}	Output Low Voltage	5			0.2	V	V _{CC} =V _{CC} Min., I _{OL} =100µA
V _{OH}	Output High Voltage	5	V _{CC} -0.2			V	V _{CC} =V _{CC} Min., I _{OH} =-100µA
V _{PPLK}	V _{PP} Lockout during Normal Operations	3,5,6			0.4	V	
V _{PPH1}	V _{PP} during Block Erase, Bank Erase, (Page Buffer) Program or OTP Program Operations		1.65	3.0	3.6	V	
V _{PPH2}	V _{PP} during Block Erase, (Page Buffer) Program or OTP Program Operations	6	11.7	12	12.3	V	
V _{LKO}	V _{CC} Lockout Voltage		1.5			V	

NOTES:

1. All currents are in RMS unless otherwise noted. Typical values are the reference values at V_{CC}=3.0V and T_A=+25°C unless V_{CC} is specified.

2. I_{CCWS} and I_{CCES} are specified with the device de-selected. If read or (page buffer) program while in block erase suspend mode, the device's current draw is the sum of I_{CCWS} or I_{CCES} and I_{CCR} or I_{CCW} , respectively.

3. Block erase, bank erase, (page buffer) program and OTP program are inhibited when $V_{PP} \leq V_{PPLK}$, and not guaranteed in the range between $V_{PPLK}(max.)$ and $V_{PPH1}(min.)$, between $V_{PPH1}(max.)$ and $V_{PPH2}(min.)$ and above $V_{PPH2}(max.)$. 4. The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle

completion. Standard address access timings (t_{AVOV}) provide new data when addresses are changed.

5. Sampled, not 100% tested.

6. V_{PP} is not used for power supply pin. With $V_{PP} \leq V_{PPLK}$, block erase, bank erase, (page buffer) program and OTP program cannot be executed and should not be attempted.

Applying 12V±0.3V to V_{PP} provides fast erasing or fast programming mode. In this mode, V_{PP} is power supply pin and supplies the memory cell current for block erasing and (page buffer) programming. Use similar power supply trace widths and layout considerations given to the V_{CC} power bus.

Applying 12V±0.3V to V_{PP} during erase/program can only be done for a maximum of 1,000 cycles on each block. V_{PP} may be connected to $12V\pm0.3V$ for a total of 80 hours maximum.

7. The operating current in dual work is the sum of the operating current (read, erase, program) in each plane.

1.2.4 AC Characteristics - Read-Only Operations⁽¹⁾


V _{CC} =2.7V-3.6V, T _A =-4	40°C to +85°C	1
--	---------------	---

Symbol	Parameter		Min.	Max.	Unit
t _{AVAV}	Read Cycle Time		90		ns
t _{AVQV}	Address to Output Delay			90	ns
t _{ELQV}	BE_0 # or BE_1 # to Output Delay	3		90	ns
t _{APA}	Page Address Access Time			35	ns
t _{GLQV}	OE# to Output Delay			20	ns
t _{PHQV}	RST# High to Output Delay			150	ns
t _{EHQZ} , t _{GHQZ}	E_{0}^{H} or BE_{1}^{H} or OE^{H} to Output in High Z, Whichever Occurs First			20	ns
t _{ELQX}	BE_0 # or BE_1 # to Output in Low Z	2	0		ns
t _{GLQX}	OE# to Output in Low Z	2	0		ns
t _{OH}	Output Hold from First Occurring Address, BE_0 # or BE_1 # or OE # change	2	0		ns


NOTES:

1. See AC input/output reference waveform for timing measurements and maximum allowable input slew rate.

2. Sampled, not 100% tested. 3. OE# may be delayed up to $t_{ELQV} - t_{GLQV}$ after the falling edge of BE₀# or BE₁# without impact to t_{ELQV} .



LHF12F01



1.2.5 AC Characteristics - Write Operations^{(1), (2)}

V_{CC} =2.7V-3.6V, T_{A} =-40°C to +85°C	
--	--

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Write Cycle Time		90		ns
t _{PHWL} (t _{PHEL})	RST# High Recovery to WE# (BE_0 # or BE_1 #) Going Low	3	150		ns
$t_{ELWL} (t_{WLEL})$	BE_0 # or BE_1 # (WE#) Setup to WE# (BE_0 # or BE_1 #) Going Low	4	0		ns
$t_{WLWH}(t_{ELEH})$	WE# (BE $_0$ # or BE $_1$ #) Pulse Width	4	60		ns
t _{DVWH} (t _{DVEH})	Data Setup to WE# (BE_0 # or BE_1 #) Going High	8	40		ns
t _{AVWH} (t _{AVEH})	Address Setup to WE# (BE_0 # or BE_1 #) Going High	8	50		ns
t _{WHEH} (t _{EHWH})	BE_0 # or BE_1 # (WE#) Hold from WE# (BE_0 # or BE_1 #) High		0		ns
$t_{WHDX} (t_{EHDX})$	Data Hold from WE# (BE ₀ # or BE ₁ #) High		0		ns
t_{WHAX} (t_{EHAX})	V_{HAX} (t _{EHAX}) Address Hold from WE# (BE ₀ # or BE ₁ #) High		0		ns
$t_{\rm WHWL} (t_{\rm EHEL})$	t_{WHWL} (t _{EHEL}) WE# (BE ₀ # or BE ₁ #) Pulse Width High		30		ns
$t_{SHWH} (t_{SHEH})$	WP# High Setup to WE# (BE_0 # or BE_1 #) Going High	3	0		ns
t _{VVWH} (t _{VVEH})	V_{PP} Setup to WE# (BE ₀ # or BE ₁ #) Going High	3	200		ns
$t_{\rm WHGL}(t_{\rm EHGL})$	Write Recovery before Read		30		ns
t _{QVSL}	WP# High Hold from Valid SRD	3, 6	0		ns
t _{QVVL}	V _{PP} Hold from Valid SRD	3, 6	0		ns
t _{WHR0} (t _{EHR0})	WE# (BE ₀ # or BE ₁ #) High to SR.7 Going "0"	3, 7		t_{AVQV} + 50	ns

NOTES:

1. The timing characteristics for reading the status register during block erase, bank erase, (page buffer) program and OTP program operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.


2. A write operation can be initiated and terminated with either BE_0 # or BE_1 # or WE#.

3. Sampled, not 100% tested.

4. Write pulse width (t_{WP}) is defined from the falling edge of BE₀# or BE₁# or WE# (whichever goes low last) to the rising edge of $BE_0^{\#}$ or $BE_1^{\#}$ or $WE^{\#}$ (whichever goes high first). Hence, $t_{WP} = t_{WLWH} = t_{ELEH} = t_{WLEH} = t_{ELWH}$. 5. Write pulse width high (t_{WPH}) is defined from the rising edge of $BE_0^{\#}$ or $BE_1^{\#}$ or $WE^{\#}$ (whichever goes high first) to the


5. Write pulse width high (WpH) is defined from the rising edge of BE₀# of BE₁# of WE# (whichever goes high first) to the falling edge of BE₀# or BE₁# or WE# (whichever goes low last). Hence, t_{WPH}=t_{WHWL}=t_{EHEL}=t_{WHEL}=t_{EHWL}.
6. V_{PP} should be held at V_{PP}=V_{PPH1/2} until determination of block erase, (page buffer) program or OTP program success (SR.1/3/4/5=0) and held at V_{PP}=V_{PPH1} until determination of bank erase success (SR.1/3/5=0).
7. t_{WHR0} (t_{EHR0}) after the Read Query or Read Identifier Codes/OTP command=t_{AVQV}+100ns.
8. Refer to Table 6 for valid address and data for block erase, bank erase, (page buffer) program, OTP program or lock bit

configuration.



LHF12F01

LHF12F01



1.2.7	1.2.7 Block Erase, Bank Erase, (Page Buffer) Program and OTP Program Performance ⁽³⁾						
	V_{CC} =2.7V-3.6V, T_{A} =-40°C to +85°C						
			Page Buffer	VV	VV		

Symbol	Symbol Parameter		Page Buffer Command is		_{PP} =V _{PPI} n Syster				⁷ _{PP} =V _{PPH2} Manufacturing)	
			Used or not Used	Min.	Тур. ⁽¹⁾	Max. ⁽²⁾	Min.	Тур. ⁽¹⁾	Max. ⁽²⁾	
two	4K-Word Parameter Block	2	Not Used		0.05	0.3		0.04	0.12	s
t _{WPB}	Program Time	2	Used		0.03	0.12		0.02	0.06	s
two	32K-Word Main Block	2	Not Used		0.38	2.4		0.31	1.0	s
^t wmb	Program Time	2	Used		0.24	1.0		0.17	0.5	s
t _{WHQV1} /	Word Program Time	2	Not Used		11	200		9	185	μs
t _{EHQV1}	word Hogram Time	2	Used		7	100		5	90	μs
t _{WHOV1} / t _{EHOV1}	OTP Program Time	2, 6	Not Used		36	400		27	185	μs
t _{WHQV2} / t _{EHQV2}	4K-Word Parameter Block Erase Time	2	-		0.3	4		0.2	4	s
t _{WHQV3} / t _{EHQV3}	32K-Word Main Block Erase Time	2	-		0.6	5		0.5	5	s
	Bank Erase Time	2			80	700				s
t _{WHRH1} / t _{EHRH1}	(Page Buffer) Program Suspend Latency Time to Read	4	-		5	10		5	10	μs
t _{WHRH2} / t _{EHRH2}	Block Erase Suspend Latency Time to Read	4	-		5	20		5	20	μs
t _{ERES}	Latency Time from Block Erase Resume Command to Block Erase Suspend Command	5	-	500			500			μs

NOTES:

1. Typical values measured at V_{CC}=3.0V, V_{PP}=3.0V or 12V, and T_A=+25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.

2. Excludes external system-level overhead.

3. Sampled, but not 100% tested.

4. A latency time is required from writing suspend command (WE# or BE₀# or BE₁# going high) until SR.7 going "1".

5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than t_{ERES} and its sequence is repeated, the block erase operation may not be finished.

6. When the OTP program operation is executed, write the OTP Program command with BE_0 at V_{IL} . OTP block in Bank 1 (selected by $BE_1 #= V_{IL}$) should not be used.




2 Related Document Information⁽¹⁾

Document No.	Document Name
FUM00701	LH28F128BF series Appendix


NOTE:

1. International customers should contact their local SHARP or distribution sales offices.





- 2. Baking Condition.
 - (1) Situations requiring baking before mounting.
 - Storage conditions exceed the limits specified in Section 1.2 or 1.3.
 - Humidity indicator in the desiccant was already red (pink) when opened.
 - (Also for re-opening.)
 - (2) Recommended baking conditions.
 - Baking temperature and period :
 - 120°C for 16 \sim 24 hours.
 - The above baking conditions apply since the trays are heat-resistant.
 - (3) Storage after baking.
 - After baking, store the devices in the environment specified in Section 1-2 and mount immediately.
- 3.Surface mount conditions.
 - The following soldering condition are recommended to ensure device quality.
- 3-1.Soldering.
- (1) Convection reflow or IR/Convection. (one-time soldering or two-time soldering in air or nitrogen environment)
 - Temperature and period :
 - Peak temperature of 230°C max.
 - Above 200°C for 50 sec. max.
 - Preheat temperature of $140 \sim 160^{\circ}$ C for 90 ± 30 sec.
 - Temperature increase rate of $1 \sim 3^{\circ} C / sec$.
 - Measuring point : IC package surface.
 - Temperature profile :




(2) Manual soldering (soldering iron) (one-time soldering only)

Soldering iron should only touch the IC's outer leads.

- $\boldsymbol{\cdot}$ Temperature and period :
 - $350^\circ\!C\,$ max. for 3 sec. / pin max., or 260 $^\circ\!C\,$ max. for 10 sec. / pin max.
 - (Soldering iron should only touch the IC's outer leads.)
- Measuring point : Soldering iron tip.
- 4. Condition for removal of residual flax.
- (1) Ultrasonic washing power: 25 watts / liter max.
- (2) Washing time : Total 1 minute max.
- (3) Solvent temperature $:15 \sim 40^{\circ}$ C






6-2.Marking layout.


www.DataSheet4U

The layout is shown in the attached drawing.

(However, this layout does not specify the size of the marking character and marking position.)



SHARP



7.Packing Specifications (Dry packing for surface mount packages.) 7-1.Packing materials.

	Material name	Material specifications	Purpose
	Inner carton	Cardboard (500 devices / inner carton	Packing the devices.
		max.)	(10 trays / inner carton)
	Tray	Conductive plastic (50 devices / tray)	Securing the devices.
	Upper cover tray	Conductive plastic (1 tray / inner carton)	Securing the devices.
	Laminated aluminum	Aluminum polyethylene	Keeping the devices dry.
	bag		
	Desiccant	Silica gel	Keeping the devices dry.
www.DataSheet4U.	con Label	Paper	Indicates part number, quantity, and packed date.
	PP band	Polypropylene (3 pcs. / inner carton)	Securing the devices.
	Outer carton	Cardboard (2000 devices / outer carton max.)	Outer packing.

(Devices must be placed on the tray in the same direction.)


- 7-2.Outline dimension of tray.
 - Refer to the attached drawing.
- 7-3.Outline dimension of carton.

Refer to the attached drawing.


- 8. Precautions for use.
 - (1) Opening must be done on an anti-ESD treated workbench. All workers must also have undergone anti-ESD treatment.
 - (2) The trays have undergone either conductive or anti-ESD treatment. If another tray is used, make sure it has also undergone conductive or anti-ESD treatment.
 - (3) The devices should be mounted the devices within one year of the date of delivery.

SHARP











SHARP



A-1 RECOMMENDED OPERATING CONDITIONS

A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.



For the AC specifications t_{VR} , t_R , t_F in the figure, refer to the next page. See the "ELECTRICAL SPECIFICATIONS" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.

A-1.1.1 Rise and Fall Time

Symbol	Parameter		Min.	Max.	Unit
t _{VR}	V _{CC} Rise Time		0.5	30000	μs/V
t _R	Input Signal Rise Time	1, 2		1	μs/V
t _F	Input Signal Fall Time	1, 2		1	μs/V


www.DataSheet4U ccNOTES:

1. Sampled, not 100% tested.

2. This specification is applied for not only the device power-up but also the normal operations.

A-1.2 Glitch Noises

Do not input the glitch noises which are below V_{IH} (Min.) or above V_{IL} (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).



A-2 RELATED DOCUMENT INFORMATION⁽¹⁾

Document No.	Document Name			
AP-001-SD-E	Flash Memory Family Software Drivers			
АР-006-РТ-Е	Data Protection Method of SHARP Flash Memory			
АР-007-SW-Е	RP#, V _{PP} Electric Potential Switching Circuit			

NOTE:

1. International customers should contact their local SHARP or distribution sales office.

SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.

SHARP®

NORTH AMERICA

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (1) 360-834-2500 Fax: (1) 360-834-8903 Fast Info: (1) 800-833-9437 www.sharpsma.com

TAIWAN

SHARP Electronic Components (Taiwan) Corporation 8F-A, No. 16, Sec. 4, Nanking E. Rd. Taipei, Taiwan, Republic of China Phone: (886) 2-2577-7341 Fax: (886) 2-2577-7326/2-2577-7328

CHINA

SHARP Microelectronics of China (Shanghai) Co., Ltd. 28 Xin Jin Qiao Road King Tower 16F Pudong Shanghai, 201206 P.R. China Phone: (86) 21-5854-7710/21-5834-6056 Fax: (86) 21-5854-4340/21-5834-6057 Head Office:

No. 360, Bashen Road,

Xin Development Bldg. 22 Waigaoqiao Free Trade Zone Shanghai 200131 P.R. China Email: smc@china.global.sharp.co.jp

EUROPE

SHARP Microelectronics Europe Division of Sharp Electronics (Europe) GmbH Sonninstrasse 3 20097 Hamburg, Germany Phone: (49) 40-2376-2286 Fax: (49) 40-2376-2232 www.sharpsme.com

SINGAPORE

SHARP Electronics (Singapore) PTE., Ltd. 438A, Alexandra Road, #05-01/02 Alexandra Technopark, Singapore 119967 Phone: (65) 271-3566 Fax: (65) 271-3855

HONG KONG

SHARP-ROXY (Hong Kong) Ltd. 3rd Business Division, 17/F, Admiralty Centre, Tower 1 18 Harcourt Road, Hong Kong Phone: (852) 28229311 Fax: (852) 28660779 www.sharp.com.hk **Shenzhen Representative Office:** Room 13B1, Tower C, Electronics Science & Technology Building Shen Nan Zhong Road Shenzhen, P.R. China Phone: (86) 755-3273731 Fax: (86) 755-3273735

JAPAN

SHARP Corporation Electronic Components & Devices 22-22 Nagaike-cho, Abeno-Ku Osaka 545-8522, Japan Phone: (81) 6-6621-1221 Fax: (81) 6117-725300/6117-725301 www.sharp-world.com

KOREA

SHARP Electronic Components (Korea) Corporation RM 501 Geosung B/D, 541 Dohwa-dong, Mapo-ku Seoul 121-701, Korea Phone: (82) 2-711-5813 ~ 8 Fax: (82) 2-711-5819