DISTINCTIVE CHARACTERISTICS

- High speed access times as fast as 35 ns
- Fully static storage and interface circuitry
- Automatic power-down when deselected (Am2148)
- TTL-compatible interface levels

- Low power dissipation
 - Am2148: 990 mW active, 165 mW power down
 - Am21L48: 688 mW active, 110 mW power down
- High output drive
 - Up to seven standard TTL loads

GENERAL DESCRIPTION


The Am2148 and Am2149 are high-performance, static, N-Channel, read/write, random-access memories, organized as 1024 x 4. Operation is from a single 5-V supply, and all input/output levels are identical to standard TTL specifications. The Am2148 and Am2149 are the same except that the Am2148 offers an automatic CS power-down feature.

The Am2148 remains in a low-power standby mode as long as CS remains HIGH, thus reducing its power requirements.

The Am2148 power decreases from 990 mW to 165 mW in the standby mode. The $\overline{\text{CS}}$ input does not affect the power dissipation of the Am2149.

Data readout is not destructive and has the same polarity as data input. $\overline{\text{CS}}$ provides for easy selection of an individual package when the outputs are OR-tied.

BLOCK DIAGRAM



PRODUCT SELECTOR GUIDE


Part Number Maximum Access Time (ns)		Am2148/9 -35	Am2148/9 -45	Am21L48/9 -45	Am2148/9 ~55	Am21L48/9 ~55	Am2148/9 70	Am21L48/9 -70
		35	45	45	55	55	70	70
Icc Max. (mA) 0 to		180	180	125	180	125	180	125
ise* Max. (mA)	+70°C	30	30	20	30	20	30	20
ICC Max. (mA)	-55 to	N/A	180	N/A	180	N/A	180	N/A
I _{SB} * Max. (mA)	+ 125°C	N/A	30	N/A	30	N/A	30	N/A


4-37

*Am2148 and Am21L48 only.

Publication # Rev. Amendment
03210 E /0
Issue Date: May 1986

CONNECTION DIAGRAMS Top View





Note: Pin 1 is marked for orientation.

METALLIZATION AND PAD LAYOUT

Address Designators						
External	Internal					
A ₀	A ₇					
A ₁	A ₈					
A ₂	A ₉					
Аз	A ₆					
A4	A ₅					
A ₅	A ₄					
A ₆	A3					
A7	A ₂					
Ag	A ₁					
A9	A ₀					




Die Size: 0.107" x 0.145"

ORDERING INFORMATION (Cont'd.)

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: **A. Device Number**

- B. Speed Option (if applicable)
- C. Package Type
- D. Temperature Range
- E. Optional Processing



^{*}Military or Limited Military temperature range products are "NPL" (Non-Compliant Products List) or Non-MIL-STD-883C Compliant products only.


Valid	Valid Combinations						
AM2148-35	-						
AM2149-35							
AM21L48-45							
AM21L49-45	DC. DCB.						
AM21L48-55	LC, LCB						
AM21L49-55							
AM21L48-70							
AM21L49-70							
AM2148-45							
AM2149-45							
AM2148-55	DC, DCB, DE, DEB,						
AM2149-55	LC, LCB,						
AM2148-70	LE, LEB,						
AM2149-70							

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) is formed by a combination of: A. Device Number

- B. Speed Option (if applicable)
- C. Device Class
- D. Package Type
- E. Lead Finish



Valid Com	Valid Combinations					
AM2148-45 AM2149-45 AM2148-55 AM2148-55 AM2148-70 AM2149-70	/BVA					
AM2148-45 AM2149-45 AM2148-55 AM2148-55 AM2148-70 AM2148-70	/BUC					

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

PIN DESCRIPTION

A₀ - A₉ Address Inputs

The address input lines select the RAM location to be read or written.

CS Chip Select (Input, Active LOW)

The Chip Select selects the memory device.

WE Write Enable (Input, Active LOW)

When $\overline{\text{WE}}$ is LOW and $\overline{\text{CS}}$ is also LOW, data is written into the location specified on the address pins.

I/O₁~I/O₄ Data In/Out Bus (Bidirectional, Active HIGH)

These I/O lines provide the path for data to be read from or written to the selected memory location.

V_{CC} Power Supply

Vss Ground

Company of

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 Ambient Temperature with	to +150°C
Power Applied – 55	to +125°C
Supply Voltage0.5 V	
Signal Voltages with	
Respect to Ground3.5 V	to +7.0 V
Power Description	1.2 W
DC Output Current	20 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Absolute Maximum Ratings are for system-design reference; parameters given are not 100% tested.

OPERATING RANGES

Commercial (C) Devices	
Temperature (T _A)	0 to +70°C
Supply Voltage (V _{CC})	+4.5 V to +5.5 V
Military (M) and Extended Comme	ercial (E) Devices
Temperature (TA*)	55 to +125°C
Supply Voltage (V _{CC})	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

*TA is defined as the "instant-ON" case temperature.

DC CHARACTERISTICS over operating range unless otherwise specified*


Parameter	Parameter		Standard		Low Power				
Symbol	Description	Test	Test Conditions		Max.	Min.	Max.	Units	
Юн	Output HIGH Current	V _{OH} = 2.4 V	V _{CC} = 4.5 V	-4		-4		mA	
loL	Output LOW Current	V _{OL} = 0.4 V	T _A = 70°C	8		8			
'OL	Output LOVY Current	VOL = 0.4 V	T _A = 125°C	8		N/A		mA	
VIH	Input HIGH Voltage			2.0	6.0	2.0	6.0	Volts	
V _{IL}	Input LOW Voltage			-0.5	0.8	-0.5	0.8	Volts	
lıx	Input Load Current	V _{SS} ≤ V _I ≤ V _{CC}		-10	10		10	μΑ	
loz	Output Leakage Current	GND ≤ V _O ≤ V _{CC} Output Disabled	T _A = -55 to+125°C	-50	50	-50	50	μΑ	
CI	Input Capacitance	Test Frequency = 1.0	Test Frequency = 1.0 MHz				5	ρF	
C _{I/O}	Input/Output Capacitance	T _A = 25°C, All Pins a (Note 12)			7		7	pr	
lcc	V _{CC} Operating	Max. V _{CC} , CS ≤ V _{IL}	T _A = 0 to+ 70°C		180	-	125	mA	
	Supply Current	Output Open	T _A = -55 to+125°C		180		N/A		
ISB	Automatic CS Power		T _A = 0 to+70°C		30		20		
138	Down Current	(CS ≥ V _{IH})	T _A = -55 to+125°C		30		N/A	mA	
lma.	Peak Power-On	Max. Vcc,	T _A = 0 to+70°C		50		30		
IPO	PO		T _A = -55 to+125°C		50		N/A	mA mA	
los	Output Short-Circuit	GND ≤ V _O ≤ V _{CC}	T _A = 0 to+70°C	T	±275		±275	mA	
	Current	(Notes 11, 12)	T _A = -55 to+125°C		±350		±350	""^	

Notes: 1. Test conditions assume signal transition times of 10 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V and output loading of the specified IOL/IOH and 30 pF load capacitance. Output timing reference is 1.5 V.


- 2. The internal write time of the memory is defined by the overlap of CS LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.
- 3. A pullup resistor to VCC on the CS input is required to keep the device deselected during VCC power up. Otherwise IPO will exceed values given (Am2148 only).
- 4. The operating ambient temperature is defined as the "instant-ON" case temperature.
- 5. Chip deselected greater than 55 ns prior to selection.
- 6. Chip deselected less than 55 ns prior to selection.
- 7. Transition is measured ±500 mV from steady state voltage with specified loading in Figure 2. These parameters are sampled and not 100% tested.

 8. WE is HIGH for read cycle.

- Device is continuously selected, CS = V_{IL}.
 Address valid prior to or coincident with CS transition LOW.
- 11. For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds
- 12. This parameter is sampled and not 100% tested, but guaranteed by characterization.
- *See the last page of this spec for Group A Subgroup Testing information.



SWITCHING TEST CIRCUITS






Figure 1. Output Load


Figue 2. Output Load for t_{HZ} , t_{LZ} , t_{OW} , t_{WZ}


SWITCHING CHARACTERISTICS over operating range unless otherwise specified* (Note 1)**

	Parameter	Parameter		Am2148/9-35		Am2148/9-45 Am21L48/9-45		Am2148/9-55 Am21L48/9-55				
No.	Symbol Description		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units	
R	ead Cycle											
1	tRC	Address Valid to Address Do Not Care Time (Read Cycle Time)	•	35		45		55		70		ns
2	taa	Address Valid to Data Out Valid Delay (Address Access Time)	·		35		45		55		70	ns
3	t _{ACS1}		Note 5)		35		45		55		70	
4	t _{ACS2}	Valid (Am2148 only)	Note 6)		45		55		65		80	ns
5	tACS	Chip Select LOW to Data Out Valid (Am2149 only)			15		20		25		30	ns
6	tı z	Only Gelect COVI to	m2148	10		10		10		10		
	1.1.2	Data Out On (Notes 7 & 12)	m2149	5		5		5		5		ns
7	tHZ	Chip Select HIGH to Data Out Off (No. 12)	otes 7 &	0	20	0	20	0	20	0	20	ns
8	tон	Address Unknown to Data Out Unknow	vn Time	0		5		5		5		ns
9	tPD	Chip Select HIGH to Power Down Delay (Note 12)	m2148		30		30		30		30	ns
10	tpu	Chip Select LOW to Power Up Delay (Note 12)	m2148	0		0		0		0		ns
W	/rite Cycle						-					
11	twc	Address Valid to Address Do Not Care Cycle Time)	(Write	35		45		55		70		ns
12	twp	Write Enable LOW to Write Enable HIC 2)	GH (Note	30		35		40		50		ns
13	twR	Write Enable HIGH to Address		5		5		5		5		ns
14	twz	Write Enable LOW to Output in High Z (Notes 7 & 12)	2	0	10	0	15	0	20	0	25	ns
15	t _{DW}	Data In Valid to Write Enable HIGH		20		20		20		25		ns
16	t _{DH}	Data Hold Time		0		0		0		0		ns
17	tas	Address Valid to Write Enable LOW		0		0		0		o		ns
18	tcw	Chip Select LOW to Write Enable HIGH (Note 2)		30		40		50		65		ns
19	tow	Write Enable HIGH to Output in Low Z (Notes 7 & 12)	<u> </u>	0		0		0		0		ns
20	taw	Address Valid to End of Write		30		40		50		65		ns


^{**}Notes: See notes following DC Characteristics table.


^{*}See the last page of this spec for Group A Subgroup Testing information.






Read Cycle No. 2 (Notes 8, 10)





Write Cycle No. 1 (WE Controlled)



Write Cycle No. 2 (CS Controlled)

Note: If $\overline{\text{CS}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ HIGH, the output remains in a high-impedance state.

GROUP A SUBGROUP TESTING

DC CHARACTERISTICS

Parameter Symbol	Subgroups
V _{OH}	1, 2, 3
V _{OL}	1, 2, 3
ViH	7, 8
V _{IL}	7, 8
lix	1, 2, 3
loz	1, 2, 3
Icc	1, 2, 3
ISB (Am2148 only)	1, 2, 3

SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	t _{RC}	7, 8, 9, 10, 11	12	twp	7, 8, 9, 10, 11
2	tAA	7, 8, 9, 10, 11	13	twn	7, 8, 9, 10, 11
3	t _{ACS1} (Am2148 only)	7, 8, 9, 10, 11	15	t _{DW}	7, 8, 9, 10, 11
4	t _{ACS2} (Am2148 only)	7, 8, 9, 10, 11	16	^t DH	7, 8, 9, 10, 11
5	t _{ACS} (Am2149 only)	7, 8, 9, 10, 11	17	tas	7, 8, 9, 10, 11
8 .	tон	7, 8, 9, 10, 11	18	tcw	7, 8, 9, 10, 11
11	twc	7, 8, 9, 10, 11	20	taw	7, 8, 9, 10, 11

MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.