Am100474

1024 x 4 IMOX[™] ECL Bipolar RAM

PRELIMINARY

- DISTINCTIVE CHARACTERISTICS
- Fast access time (10 ns) improves system cycle speeds.
- Fully compatible with 100K series ECL logic no board changes required.
- Enhanced output voltage level compensation providing 6X (improvement in) VOL and VOH stability over supply and temperature ranges.
- Internally voltage-compensated providing flat AC performance.
- Emitter follower outputs easy wire-ORing
- Power dissipation decreases with increasing temperature.

GENERAL DESCRIPTION

The Am100474-10, Am100474-15 and Am100474-25 are fully decoded 4096-bit ECL RAMs, organized 1024 words by 4 bits. Word selection is achieved by means of a 10-bit address, A₀ through A₉. Easy memory expansion is provided by an active LOW chip select (\overline{CS}) input and unterminated OR-tieable emitter follower outputs.

An active LOW write enable ($\overline{\text{WE}}$) controls the write/read operation of the memory. When the chip select and write

enable lines are LOW, the data inputs $(D_1 - D_4)$ are written into the addressed memory word.

Reading is performed with the chip select line LOW and the write enable line HIGH. The information stored in the addressed word is read out on the noninverting outputs, $O_1 - O_4$.

During the writing operation, or when the chip select line is HIGH, the output of the memory goes to a LOW state.



I	Publication 03232	<u>#</u>	Rev. D	Amendment /0
	lecue Date:	May	1986	



3



Valid Co	ombinations
AM100474-10	
AM100474-15	DC, DCB FC, FCB
AM100474-25	

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65 to +150°C	
Case Temperature with	
Power Applied -55 to +125°C	

VEE Pin Potential to	
GND Pin7.0 V to +0.5 V	
input Voltage (DC)VEE to +0.5 V	
Output Current (DC Output HIGH)30 mA to +0.1 mA	

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices (Note 2)

Temperature0	to	+85°C
Supply Voltage5.7 V	to	-4.2 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTI	S (V _{EE} = -4.5	V, $V_{CC} = GND$	(Note 2))
------------------	----------------------------------	-------------------	-----------

Parameter Symbol	Parameter Description	Test Condition	B (Note 3)	Typ. (Note 1)	A (Note 3)	Units	
VOH	Output Voltage HIGH	VIN = VIHA or VILB	- 1025		- 880	m۷	
VOL	Output Voltage LOW		Loading is	- 1810		- 1620	m۷
Vohc	Output Voltage HIGH	VIN = VIHE or VILA		- 1035			m٧
Volc	Output Voltage LOW					-1610	mV
VIH	Input Voltage HIGH	Guaranteed Input Voltage HM (Note 4)	- 1165		- 880	mV	
VIL	Input Voltage LOW	Guaranteed input Voltage LO	-1810		-1475	mV	
ŊН	Input Current HIGH					220	μA
	Input Current LOW Chip Select (CS)	V _{IN} = V _{ILB}	0.5		170		
հլ	All Other Inputs	r Inputs					μA
	Power Supply	All inputs and	Am100474-10	-230			mA
^I EE	Current (Pin 18)	Outputs Open	-200			mA	

Notes: 1. Typical values are:

 $V_{EE} = -4.5$ V, $V_{CC} = V_{CCA} = GND$, $T_A = 25^{\circ}C$

Output Load = 50 Ω and 30 pF to -2.0 V, T = T_A = 0 to +85°C for DIPs. Guaranteed with transverse air flow exceeding 400 linear F.P.M. and 2-minute warm-up period. Approximate resistance values of the package are:

 θ_{JA} (Junction-to-Ambient) = 90°C/Watt (still air)

 θ_{JA} (Junction-to-Ambient) = 50°C/Watt (at 400 F.P.M. air flow)

 $T = T_C = 0$ to +85°C for Flatpak and LCC packages

 θ_{JC} (Junction-to-Case) = 25°C/Watt

3. Definition of symbols and terms used in this product specification: The relative values of the specified conditions and limits will be referenced to an algebraic scale. The extremities of the scale are: "A" the value closest to positive infinity, "B" the value closest to negative infinity.

4. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

				Am100474-10			Am100474-15			Ar	n 100474	·25	
No.	Parameter Symbol	Parameter Description	Test Conditions	Min.	Typ. (Note 1)	Max.	Min.	Typ. (Note 1)	Max.	Min.	Typ. (Note 1)	Max.	Unit
READ	MODE	•	•										
1	tACS	Chip Select Access Time				8			8	2		10	ns
2	tRCS	Chip Select Recovery	Measured at 50% of input to 50% of output			8			8	1767 742 14		10	ns
3	taa	Address Access Time			<u> </u>	10		S .	15	÷		25	ns
VRIT	E MODE					-	•			*.a.		_	
4	tw	Write Pulse Width (to Guarantee Writing)	twsa = twsa (Min.)	12			15			25			ns
5	twsp	Data Setup Time Prior to Write		2			2			2			ns
6	twhD	Data Hold Time After Write		2			2			2			ns
7	^t wsa	Address Setup Time Prior to Write	t _W = t _W (Min.)	2			2			2			ns
8	twha	Address Hold Time After Write		2			2			2			ns
9	twscs	Chip Select Setup Time Prior to Write		2			2			2	_		ns
10	twhcs	Chip Select Hold Time After Write	Measured at 50% of input to	2			2			2			ns
11	tws	Write Disable Time	50% of output			8			8			10	ns
12	twn	Write Recovery Time	Ī			14			17			27	กร
RISE	TIME AND	FALL TIME		. —						1	-	1	
13	tr	Output Rise Time	Measured between 20%		2.5	<u> </u>		2.5			2.5		ns
14	t _f	Output Fall Time	and 80% points		2.5			2.5			2.5		
	CITANCE	·····							T	т			
15 16	CIN COUT	Input Pin Capacitance Output Pin Capacitance	Measured with a pulse technique on sample basis		4	<u> </u>		4	+		4		pF
		s		WAV	EFOR	vis (0	Cont'	d.)	·				1
	RESS	ADDRESS J	ADDR	ESS K -		¥–			ADDRES	is L —			50%
	cs ——	⊐∖							- {				50%
DAT	. OUT							H		H	κ		50%
						-	· () -		-	· (2)-	-		
	CH		READ /					D A HIGH		DE	CHIP	 D	
			Res	ad Mo	nde							۷	VF0011
			nea		-44								



3-43

3