

# STD45NF75 N-CHANNEL 75V - 0.018 Ω -40A DPAK STripFET™ II POWER MOSFET

ТҮРЕ	$V_{DSS}$	R <sub>DS(on)</sub>	ID
STD45NF75	75 V	<0.024 Ω	40 A(**)


- TYPICAL  $R_{DS}(on) = 0.018 \Omega$
- 100% AVALANCHE TESTED
- GATE CHARGE MINIMIZED
- SURFACE-MOUNTING DPAK (TO-252) POWER PACKAGE IN TAPE & REEL (SUFFIX "T4")

#### DESCRIPTION


This Power MOSFET is the latest development of STMicroelectronis unique "Single Feature Size™" strip-based process. The resulting transistor shows extremely high packing density for low on-resistance, rugged avalanche characteristics and less critical alignment steps therefore a remarkable manufacturing reproducibility.

#### **APPLICATIONS**

 HIGH CURRENT, SWITCHING APPLICATIONS



#### INTERNAL SCHEMATIC DIAGRAM



#### **Ordering Information**

-			
SALES TYPE	MARKING	PACKAGE	PACKAGING
STD45NF75T4	D45NF75	DPAK	TAPE & REEL

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>DS</sub>	Drain-source Voltage (V <sub>GS</sub> = 0)	75	V
V <sub>DGR</sub>	Drain-gate Voltage ( $R_{GS}$ = 20 k $\Omega$ )	75	V
V <sub>GS</sub>	Gate- source Voltage	± 20	V
I <sub>D</sub> (**)	Drain Current (continuous) at $T_C = 25^{\circ}C$	40	А
ID	Drain Current (continuous) at T <sub>C</sub> = 100°C	30	А
I <sub>DM</sub> (●)	Drain Current (pulsed)	160	А
Ptot	Total Dissipation at $T_C = 25^{\circ}C$	100	W
	Derating Factor	0.67	W/°C
dv/dt (1)	Peak Diode Recovery voltage slope	20	V/ns
E <sub>AS</sub> (2)	Single Pulse Avalanche Energy	500	mJ
T <sub>stg</sub>	Storage Temperature	-55 to 175	°C
Тj	Operating Junction Temperature	-55 10 175	
	limited by safe operating area. ited by Package	(1) $I_{SD} \leq 40A$ , di/dt $\leq 800A/\mu s$ , $V_{DD} \leq V_{(BR)DSS}$ , $T_j \leq$ (2) Starting $T_j = 25 \text{ °C}$ , $I_D = 20 \text{ A}$ , $V_{DD} = 40V$	T <sub>JMAX</sub>

October 2003

## STD45NF75

### THERMAL DATA

Rthj-case	Thermal Resistance Junction-case	Max	1.5	°C/W
Rthj-pcb	Thermal Resistance Junction-pcb	Max	see curve on page 6	°C/W
TI	Maximum Lead Temperature For Soldering Purpose (for 10 sec. 1.6 mm from case)		275	°C

# **ELECTRICAL CHARACTERISTICS** ( $T_{case} = 25 \text{ °C}$ unless otherwise specified)

## OFF

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)</sub> DSS	Drain-source Breakdown Voltage	$I_D = 250 \ \mu A$ $V_{GS} = 0$	75			V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current (V <sub>GS</sub> = 0)	$V_{DS}$ = Max Rating $V_{DS}$ = Max Rating T <sub>C</sub> = 125°C			1 10	μΑ μΑ
I <sub>GSS</sub>	Gate-body Leakage Current (V <sub>DS</sub> = 0)	$V_{GS} = \pm 20 V$			±100	nA

#### ON (\*)

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$	I <sub>D</sub> = 250 μA	2		4	V
R <sub>DS(on)</sub>	Static Drain-source On Resistance	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 20 A		0.018	0.024	Ω

### DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
g <sub>fs</sub> (*)	Forward Transconductance	$V_{DS} = 25 \text{ V}$ $I_D = 20 \text{ A}$		50		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	Input Capacitance Output Capacitance Reverse Transfer Capacitance	V <sub>DS</sub> = 25V, f = 1 MHz, V <sub>GS</sub> = 0		1760 360 140		pF pF pF

## ELECTRICAL CHARACTERISTICS (continued)

## SWITCHING ON

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub> t <sub>r</sub>	Turn-on Delay Time Rise Time			15 40		ns ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	Total Gate Charge Gate-Source Charge Gate-Drain Charge	V <sub>DD</sub> =60 V I <sub>D</sub> =40A V <sub>GS</sub> = 10V (see test circuit, Figure 4)		60 13 23	80	nC nC nC

#### SWITCHING OFF

I	Symbol	Parameter	Test Co	nditions	Min.	Тур.	Max.	Unit
	t <sub>d(off)</sub> t <sub>f</sub>	Turn-off Delay Time Fall Time	$V_{DD} = 37 V$ $R_G = 4.7\Omega$ , (Resistive Load	I <sub>D</sub> = 20 A V <sub>GS</sub> = 10 V d, Figure 3)		55 12		ns ns


### SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
I <sub>SD</sub> I <sub>SDM</sub> (●)	Source-drain Current Source-drain Current (pulsed)					40 160	A A
V <sub>SD</sub> (*)	Forward On Voltage	I <sub>SD</sub> = 40 A	$V_{GS} = 0$			1.5	V
t <sub>rr</sub> Q <sub>rr</sub> I <sub>RRM</sub>	Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current	I <sub>SD</sub> = 40 A V <sub>DD</sub> = 30 V (see test circu	di/dt = 100A/µs T <sub>j</sub> = 150°C it, Figure 5)		120 410 7.5		ns nC A


(\*)Pulsed: Pulse duration =  $300 \ \mu$ s, duty cycle 1.5 %.

(•)Pulse width limited by safe operating area.


Safe Operating Area




Thermal Impedance




#### **Output Characteristics**









4/12





لركم الحك














Thermal Resistance Rthj-a vs PCB Copper Area



10<sup>-2</sup>

The previous curve gives the safe operating area for unclamped inductive loads, single pulse or repetitive, under the following conditions:

10<sup>-3</sup>

 $P_{D(AVE)} = 0.5 * (1.3 * BV_{DSS} * I_{AV})$  $E_{AS(AR)} = P_{D(AVE)} * t_{AV}$ 

Where: I<sub>AV</sub> is the Allowable Current in Avalanche P<sub>D(AVE)</sub> is the Average Power Dissipation in Avalanche (Single Pulse)  $t_{AV}$  is the Time in Avalanche

 $10^{-4}$ 

To derate above 25 °C, at fixed  $I_{AV}$ , the following equation must be applied:

$$I_{AV} = 2 * (T_{jmax} - T_{CASE}) / (1.3 * BV_{DSS} * Z_{th})$$

Where:

0.1

 $\delta = 0.5$ 

10<sup>1</sup> 0.2

10<sup>0</sup>


 $Z_{th} = K * R_{th}$  is the value coming from Normalized Thermal Response at fixed pulse width equal to  $T_{AV}$ .



tav(s)


## SPICE THERMAL MODEL

Parameter	Node	Value
CTHERM1	7 - 6	6 * 10 <sup>-4</sup>
CTHERM2	6 - 5	8 * 10 <sup>-3</sup>
CTHERM3	5 - 4	2 * 10 <sup>-2</sup>
CTHERM4	4 - 3	6 * 10-2
CTHERM5	3 - 2	9.65 * 10 <sup>-2</sup>
CTHERM6	2 - 1	6 * 10 <sup>-1</sup>
RTHERM1	7 - 6	0.045
RTHERM2	6 - 5	0.105
RTHERM3	5 - 4	0.150
RTHERM4	4 - 3	0.225
RTHERM5	3 - 2	0.375
RTHERM6	2 - 1	0.600



## STD45NF75

Fig. 1: Unclamped Inductive Load Test Circuit



**Fig. 3:** Switching Times Test Circuits For Resistive Load




Fig. 4: Gate Charge Test Circuit




Fig. 2: Unclamped Inductive Waveform




Fig. 3.1: Switching Time Waveform




Fig. 4.1: Gate Charge Test Waveform




Fig. 5: Diode Switching Test Circuit

**\_\_\_** 






Fig. 5.1: Diode Recovery Times Waveform




# TO-252 (DPAK) MECHANICAL DATA


DIM.		mm			inch	
Biiii	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
А	2.2		2.4	0.086		0.094
A1	0.9		1.1	0.035		0.043
A2	0.03		0.23	0.001		0.009
В	0.64		0.9	0.025		0.035
B2	5.2		5.4	0.204		0.212
С	0.45		0.6	0.017		0.023
C2	0.48		0.6	0.019		0.023
D	6		6.2	0.236		0.244
Е	6.4		6.6	0.252		0.260
G	4.4		4.6	0.173		0.181
Н	9.35		10.1	0.368		0.397
L2		0.8			0.031	
L4	0.6		1	0.023		0.039



10/12



## TAPE AND REEL SHIPMENT (suffix "T4")\*



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

www.st.com

<u>ل</u>حک

12/12