# P4C116/P4C116L ULTRA HIGH SPEED 2K x 8 STATIC CMOS RAMS (SCRAMS)

## **FEATURES**

XI-

- Full CMOS, 6T Cell
- High Speed (Equal Access and Cycle Times)
  - 12,15/20/25/35 ns (Commercial)
  - 20/25/35 ns (Military)
- Low Power Operation (Commercial/Military)
  - 633/715 mW Active 12, 15, 20
  - 550/633 mW Active -- 25, 35
  - 193/220 mW Standby (TTL input)
  - 1.1 mW Standby (CMOS Input) P4C116L
- Output Enable Control Function

- Single 5V±10% Power Supply
- Data Retention with 2.0V Supply, 10 µA Typical Current
- Common Data I/O
- Fully TTL Compatible Inputs and Outputs
- Produced with PACE II Technology™
- Standard Pinout (JEDEC Approved) – 24-Pin 300 mil DIP, SOIC, SOJ

## ≉

## DESCRIPTION


The P4C116 and P4C116L are 16,384-bit ultra high-speed static RAMs organized as 2K x 8. The CMOS memories require no clocks or refreshing and have equal access and cycle times. Inputs are fully TTL-compatible. The RAMs operate from a single 5V±10% tolerance power supply. With battery backup, data integrity is maintained for supply voltages down to 2.0V. Current drain is typically 10 μA from a 2.0V supply.

Access times as fast as 12 nanoseconds are available, permitting greatly enhanced system operating speeds. CMOS is used to reduce power consumption to a low 633


mW active, 193 mW standby. In full standby mode with CMOS inputs, power comsumption is only 1.1 mW for the P4C116L. The P4C116 and P4C116L are members of a family of PACE RAM™ products offering super fast access times never before available at these complexity levels in TTL-compatible bipolar or CMOS technologies. The P4C116 and P4C116L are manufactured with PACE II Technology.

The P4C116 and P4C116L are available in 24-pin 300 mil DIP, SOJ and SOIC packages providing excellent board level densities.

## **FUNCTIONAL BLOCK DIAGRAM**



#### PIN CONFIGURATIONS





Means Quality, Service and Speed

## MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
V <sub>cc</sub>	Power Supply Pin with Respect to GND	-0.5 to +7	٧
V <sub>TERM</sub>	Terminal Voltage with Respect to GND (up to 7.0V)	-0.5 to V <sub>cc</sub> +0.5	٧
T	Operating Temperature	-55 to +125	°C

Symbol	Parameter	Value	Unit
TBIAS	Temperature Under Bias	-55 to +125	°C
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
P <sub>T</sub>	Power Dissipation	1.0	W
l <sub>out</sub>	DC Output Current	50	mA
		15	26 Tbl 02

1526 Tbl 01

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade <sup>(2)</sup>	Ambient Temperature	GND	v <sub>cc</sub>
Military	-55 to +125°C	0V	5.0V ± 10%
			1526 Tbl 03

 Grade<sup>(2)</sup>
 Ambient Temperature
 GND
 V<sub>cc</sub>

 Commercial
 0°C to +70°C
 0V
 5.0V ± 10%

1526 Tbl 04

## DC ELECTRICAL CHARACTERISTICS

Over recommended operating temperature and supply voltage(2)

Symbol	Parameter	Tool Conditions	P40	2116	P4C	Hail	
Symbol	Parameter	Test Conditions	Min	Max	Min	Max	Unit
V <sub>IH</sub>	Input High Voltage		2.2	V <sub>cc</sub> +0.5	2.2	V <sub>∞</sub> +0.5	٧
V <sub>IL</sub>	Input Low Voltage		-0.5 <sup>(3)</sup>	0.8	-0.5(3)	0.8	٧
V <sub>HC</sub>	CMOS Input High Voltage		V <sub>cc</sub> -0.2	V <sub>cc</sub> +0.5	V <sub>cc</sub> -0.2	V <sub>cc</sub> +0.5	V
V <sub>LC</sub>	CMOS Input Low Voltage		-0.5 <sup>(3)</sup>	0.2	-0.5 <sup>(3)</sup>	0.2	٧
V <sub>CD</sub>	Input Clamp Diode Voltage	$V_{cc} = Min., I_{iN} = -18 \text{ mA}$		-1.2		-1.2	V
V <sub>OL</sub>	Output Low Voltage (TTL Load)	$I_{OL} = +8 \text{ mA}, V_{CC} = \text{Min}.$		0.4		0.4	٧
V <sub>OH</sub>	Output High Voltage (TTL Load)	I <sub>OH</sub> = -4 mA, V <sub>CC</sub> = Min.	2.4		2.4		٧
I <sub>L1</sub>	Input Leakage Current	$V_{cc} = Max$ . Mil. $V_{iN} = GND \text{ to } V_{cc}$ Com'l.	-10 -5	+10 +5	5 2	+5 +2	μА
l <sub>LO</sub>	Output Leakage Current	$V_{CC} = Max., \overline{CE} = V_{IH}, Mil.$ $V_{OUT} = GND \text{ to } V_{CC}$ Com'l.	-10 -5	+10 +5	-5 -2	+5 +2	μА

1526 Tbl 05

#### CAPACITANCES(4)

 $(V_{cc} = 5.0V, T_A = 25^{\circ}C, f = 1.0MHz)$ 

Symbol	Parameter	Conditions	Тур.	Unit
CiN	Input Capacitance	V <sub>IN</sub> = 0V	5	рF

1526 Tbl 06

Notes:

1. Stresses greater than those listed under MAXIMUM RATINGS

may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to MAXIMUM rating conditions for extended periods may affect reliability.

Symbol	Parameter	Conditions	Тур.	Unit
Cout	Output Capacitance	V <sub>OUT</sub> = 0V	7	pF

1526 Tbl 07

- Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
- Transient inputs with V<sub>II</sub> and I<sub>II</sub> not more negative than -3.0V and -100mA, respectively, are permissible for pulse widths up to 20 ns.
- 4. This parameter is sampled and not 100% tested.

## **POWER DISSIPATION CHARACTERISTICS**

Over recommended operating temperature and supply voltage(2)

Symbol	Dozomater	Test Conditions		P4C	116	P4C	Unit	
Symbol	Parameter	Test Conditions		Min	Max	Min	Max	Ulik
I <sub>cc</sub>	Dynamic Operating Current - 12, 15, 20	V <sub>cc</sub> = Max., f = Max., Outputs Open	Mil. Com'l.	_	130 115	_	130 115	mA
l <sub>∞</sub>	Dynamic Operating Current – 25, 35	V <sub>∞</sub> = Max., f = Max., Outputs Open	Mil. Com'l.	-	115 100	_	115 100	mA
I <sub>SB</sub>	Standby Power Supply Current (TTL Input Levels)	CE ≥ V <sub>H</sub> V <sub>cc</sub> = Max., f = Max., Outputs Open	Mil. Com'l.	-	40 35	_	40 35	mA
I <sub>SB1</sub>	Standby Power Supply Current (CMOS Input Levels)	$ \overline{CE} \ge V_{HC} $ $ V_{CC} = Max., $ $ f = 0, Outputs Open, $ $ V_{IN} \le V_{LC} \text{ or } V_{IN} \ge V_{HC} $	Mil. Com'l.		18 17	_	1 0.2	mA

n/a = Not Applicable

1526 Tbl 08

## **DATA RETENTION CHARACTERISTICS (P4C116L Only)**

Symbol	Parameter Test Condition		Test Condition		Ty V <sub>c</sub>		Ma V <sub>cc</sub>		Unit
					2.0V	3.0V	2.00	3.0V	
V <sub>DR</sub>	V <sub>cc</sub> for Data Retention			2.0					٧
I <sub>CCDR</sub>	Data Retention Current		Mil. Com'l.		10 10	15 15	200 60	300 90	μ <b>Α</b> μ <b>Α</b>
t <sub>CDR</sub>	Chip Deselect to Data Retention Time	$\overline{CE} \ge V_{CC} - 0.2V,$ $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$		0					ns
t <sub>B</sub> †	Operation Recovery Time	or V <sub>IN</sub> ≤ 0.2V		t <sub>RC</sub> §					ns

<sup>\*</sup>T\_ = +25°C

## **DATA RETENTION WAVEFORM**



1526 03

1526 Tbl 09

<sup>\$</sup>t<sub>ar</sub> = Read Cycle Time

 $<sup>^{\</sup>dagger}$ This parameter is guaranteed but not tested.


## AC ELECTRICAL CHARACTERISTICS—READ CYCLE

(V<sub>cc</sub> = 5V ± 10%, All Temperature Ranges)(2)

Cum	Donom stor	-1	2	-	15	-2	:0	-2	5	-3	15	Unit
Sym.	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Oilit
t <sub>RC</sub>	Read Cycle Time	12	0.000	15		20		25		35		ns
t <sub>AA</sub>	Address Access Time		12		15		20		25		35	ns
t <sub>AC</sub>	Chip Enable Access Time		12		15		20		25		35	ns
t <sub>o+</sub>	Output Hold from Address Change	2		2		2		3		3		ns
t <sub>ız</sub>	Chip Enable to Output in Low Z	2		2		2		3		3		ns
t <sub>HZ</sub>	Chip Disable to Output in High Z		6		7		8		10		15	ns
to∈	Output Enable Low to Data Valid		8		10		10		15		20	ns
toz	Output Enable Low to Low Z	0		0		0		0		0		ns
t <sub>oHZ</sub>	Output Enable High to High Z		6		8		9		12		15	ns
t <sub>PU</sub>	Chip Enable to Power Up Time	0		0		0		0		0		ns
t <sub>PD</sub>	Chip Disable to Power Down		12		20		20		20		20	ns

Advance Information

## TIMING WAVEFORM OF READ CYCLE NO. 1 (OE CONTROLLED) (6)



1526 04


1526 Tbl 10

#### Notes:


- 5. WE is HIGH for READ cycle.
- 6. CE is LOW and OE is LOW for READ cycle.
- ADDRESS must be valid prior to, or coincident with CE transition LOW.
- 8. Transition is measured  $\pm$  200 mV from steady state voltage prior to change, with loading as specified in Figure 1. This parameter is sampled and not 100% tested.

## Λ

## TIMING WAVEFORM OF READ CYCLE NO. 2 (ADDRESS CONTROLLED) (5,6)



## TIMING WAVEFORM OF READ CYCLE NO. 3 (CE CONTROLLED) (5.7)



#### Notes:

 READ Cycle Time is measured from the last valid address to the first transitioning address.

## **AC CHARACTERISTICS—WRITE CYCLE**


(V<sub>cc</sub> = 5V ± 10%, All Temperature Ranges)<sup>(2)</sup>

Sym.	Parameter	-1:	2	-1	5	-2	:0	-2	25	-35		Unit
<b></b>	- arameter	Min	Max	•								
t <sub>wc</sub>	Write Cycle Time	12		15		20		25		35		ns
t <sub>cw</sub>	Chip Enable Time to End of Write	11		12		15		18		25		ns
t <sub>AW</sub>	Address Valid to End of Write	11		12		15		18		25		ns
t <sub>AS</sub>	Address Set-up Time	0		0		0		0		0		ns
t <sub>wp</sub>	Write Pulse Width	10		12		15		18		20		ns
t <sub>AH</sub>	Address Hold Time	0		0		0		0		0		ns
t <sub>DW</sub>	Data Valid to End of Write	8		10		12		15		20		ns
t <sub>DH</sub>	Data Hold Time	0		0		0		0		0		ns
t <sub>wz</sub>	Write Enable to Output in High Z		5		8		10		15		15	ns
tow	Output Active from End of Write	Q		0		0		0		0		ns

1526 Tbl 11

## Advance Information

## TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED) (10,11)




- Notes:

  10.  $\overline{CE}$  and  $\overline{WE}$  must be LOW for WRITE cycle.

  11.  $\overline{OE}$  is LOW for this WRITE cycle to show  $t_{wz}$  and  $t_{ow}$ .

  12. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  HIGH, the output remains
- in a high impedance state
- 13. Write Cycle Time is measured from the last valid address to the first transitioning address.

#### TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CE CONTROLLED) (10)



## **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	3ns
Input Timing Reference Level	1.5V
Output Timing Reference Level	1.5V
Output Load	See Figures 1 and 2

1526 Tbl 12

## **TRUTH TABLE**

Mode	CE	OE	WE	1/0	Power
Standby	Н	Х	Х	High Z	Standby
D <sub>out</sub> Disabled	L	Н	н	High Z	Active
Read	L	L	н	D <sub>out</sub>	Active
Write	L	Х	L	High Z	Active

1526 Tbl 13




Figure 1. Output Load

#### Note:

Because of the ultra-high speed of the P4C116/L, care must be taken when testing this device; an inadequate setup can cause a normal functioning part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the  $V_{\rm cc}$  and ground planes directly up to the contactor fingers. A 0.01  $\mu F$  high frequency capacitor is also required between  $V_{\rm cc}$  and





Figure 2. Thevenin Equivalent

ground. To avoid signal reflections, proper termination must be used; for example, a  $50\Omega$  test environment should be terminated into a  $50\Omega$  load with 1.73V (Thevenin Voltage) at the comparator input, and a  $116\Omega$  resistor must be used in series with  $D_{out}$  to match  $166\Omega$  (Thevenin Resistance).

<sup>\*</sup> including scope and test fixture.

## ORDERING INFORMATION



I = Ultra-low standby power designator L, if available.

ss = Speed (access/cycle time in ns), e.g., 15, 20.

p = Package code, i.e., P, S, D, J.

t = Temperature range, i.e., C, M, MB.

1526 11

#### **PACKAGE SUFFIX**

Package Suffix	Description	
Р	Plastic DIP, 300 mil wide standard	
s	Plastic SOIC, 300 mil wide standard	
D	CERDIP, 300 mil wide standard	
J	Plastic SOJ, 300 mil wide standard	

1526 TH 1

## **TEMPERATURE RANGE SUFFIX**

Temperature Range Suffix	Description		
С	Commercial Temperature Range, 0°C to +70°C.		
М	Military Temperature Range,  -55°C to +125°C.		
МВ	Mil. Temp. with MIL-STD-883D Class B compliance		

1526 Tbl 15

#### **SELECTION GUIDE**

The P4C116/L is available in the following temperature, speed and package options. The P4C116L is only available with access times of 25ns or slower. The P4C116 is available to Standardized Mililtary Drawing 5962-89690. Check Mil-Bul-103 for current listing of part types.

Temp. Range	Speed (ns) Package	12	15	20	25	<b>3</b> 5
Com'I	Plastic DIP Plastic SOIC Plastic SOJ CERDIP	-12PC -12SC -12JC -12DC	-15PC -15SC -15JC -15DC	-20PC -20SC -20JC -20DC	-25PC -25SC -25JC -25DC	-35PC -35SC -35JC -35DC
Mil. Temp.	CERDIP	N/A	N/A	-20DM	-25DM 🐧	-35DM
Military Proc'd*	CERDIP	N/A	N/A	-20DMB	-25DMB	-35DMB

Military temperature range with MIL-STD-883 Revision D, Class B processing.
 N/A = Not available

1526 Tbl 16

<sup>☐</sup> Advance information