# 600mA PWM Step-Down Converters in 2mm x 2 mm WLP for WCDMA PA Power 

## General Description

The MAX8805Y/MAX8805Z high-frequency step-down converters are optimized for dynamically powering the power amplifier (PA) in WCDMA or NCDMA handsets. The devices integrate a high-efficiency PWM step-down converter for medium- and low-power transmission, and a $60 \mathrm{~m} \Omega$ typical bypass FET to power the PA directly from the battery during high-power transmission. Dual 200mA low-noise, high-PSRR low-dropout regulators (LDOs) for PA biasing are also integrated.
Two switching frequency options are available- 2 MHz (MAX8805Y) and 4MHz (MAX8805Z)—allowing optimization for smallest solution size or highest efficiency. Fast switching allows the use of small ceramic $2.2 \mu \mathrm{~F}$ input and output capacitors while maintaining low ripple voltage. The feedback network is integrated, further reducing external component count and total solution size.
The MAX8805Y/MAX8805Z use an analog input driven by an external DAC to control the output voltage linearly for continuous PA power adjustment. At high duty cycle, the MAX8805Y/MAX8805Z automatically switch to the bypass mode, connecting the input to the output through a low-impedance ( $60 \mathrm{~m} \Omega$ typ) MOSFET. The user can also enable the bypass mode directly through a logic-control input.
The LDOs in the MAX8805Y/MAX8805Z are designed for low-noise operation ( $35 \mu \mathrm{~V}$ RMS typ). Each LDO is individually enabled through its own logic control interface.
The MAX8805Y/MAX8805Z are available in a 16-bump, $2 \mathrm{~mm} \times 2 \mathrm{~mm}$ WLP package ( 0.7 mm max height)

| WCDMA/NCDMA Cellular Handsets <br> Wireless PDAs <br> Smartphones |  |  |  |
| :---: | :---: | :---: | :---: |
|  | Ordering Informations |  |  |

+Denotes a lead-free package.
T = Tape and reel package
*xy is the output voltage code (see Table 1 in the Output Voltages section).

Note: All devices are specified over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ operating temperature range.

\author{

- PA Step-Down Converter <br> 7.5 s (typ) Settling Time for 0.8V to 3.4V Output Voltage Change <br> Dynamic Output Voltage Setting from 0.4 V to VBATt <br> $60 \mathrm{~m} \Omega \mathrm{pFET}$ and $100 \%$ Duty Cycle for Low Dropout <br> $\mathbf{2 M H z}$ or 4 MHz Switching Frequency <br> Low Output-Voltage Ripple <br> 600mA Output Drive Capability <br> 2\% Maximum Accuracy <br> Tiny External Components <br> - Dual Low-Noise LDOs <br> Low $35 \mu \mathrm{~V}_{\text {RMS }}$ (typ) Output Noise <br> High 70dB (typ) PSRR <br> Guaranteed 200mA Output Drive Capability Individual ON/OFF Control <br> - Low 0.1 $\mu \mathrm{A}$ Shutdown Current <br> - 2.7V to 5.5V Supply Voltage Range <br> - Thermal Shutdown <br> - Tiny $2 \mathrm{~mm} \times 2 \mathrm{~mm} \times 0.7 \mathrm{~mm}$ WLP Package (4 x 4 Grid)
}

Typical Operating Circuit


Pin Configuration appears at end of data sheet.

## 600mA PWM Step-Down Converters in $\mathbf{2 m m} \times \mathbf{2 m m}$ WLP for WCDMA PA Power

## ABSOLUTE MAXIMUM RATINGS

IN1A, IN1B, IN2, REFIN, EN2, REFBP to AGND ...-0.3V to +6.0V PAA, PAB, PA_EN, HP to AGND....-0.3V to ( $\mathrm{V}_{\mathrm{IN} 1 \mathrm{~A}} / \mathrm{V}_{\mathrm{IN} 1 \mathrm{~B}}+0.3 \mathrm{~V}$ )
LDO1, LDO2, EN1 to AGND . $\qquad$ $.-0.3 \mathrm{~V}$ to (VIN2 $+0.3 \mathrm{~V})$ IN2 to IN1B/IN1A .-0.3 V to +0.3 V
PGND to AGND -0.3 V to +0.3 V
LX Current
..0.7ARMS
IN1A/IN1B and PAA/PAB Current $\qquad$ .2ARMS

Note: This device is constructed using a unique set of packaging techniques that impose a limit on the thermal profile the device can be exposed to during board level solder attach and rework. This limit permits only the use of the solder profiles recommended in the industry-standard specification, JEDEC 020A, paragraph 7.6, Table 3 for IR/VPR and Convection reflow. Preheating is required. Hand or wave soldering is not allowed.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\text {IN1A }}=\mathrm{V}_{\text {IN1B }}=\mathrm{V}_{\text {IN2 }}=\mathrm{V}_{\text {PA_EN }}=\mathrm{V}_{\text {EN1 }}=\mathrm{V}_{\mathrm{EN} 2}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{HP}}=0 \mathrm{~V}, \mathrm{~V}_{\text {REFIN }}=0.9 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=$ $+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT SUPPLY |  |  |  |  |  |  |
| Input Voltage | VIN1A, VIN1B, VIN2 |  | 2.7 |  | 5.5 | V |
| Input Undervoltage Threshold | VIN1A, VIN1B, VIN2 rising, 180mV typical hysteresis |  | 2.52 | 2.63 | 2.70 | V |
| Shutdown Supply Current |  | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 0.1 | 4 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  | 0.1 |  |  |
| No-Load Supply Current | $V_{\text {PA_EN }}=0 \mathrm{~V}, \mathrm{ILDO1}=\mathrm{ILDO2}=0 \mathrm{~A}$ |  |  | 150 | 250 | $\mu \mathrm{A}$ |
|  | $V_{E N 1}=V_{E N 2}=0 V, I_{P A}=0 A,$ switching | MAX8805Y |  | 3500 |  |  |
|  |  | MAX8805Z |  | 5000 |  |  |
|  | $\mathrm{V}_{\text {EN1 }}=\mathrm{V}_{\text {EN2 }}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{HP}}=3.6 \mathrm{~V}$ |  |  | 150 |  |  |
| THERMAL PROTECTION |  |  |  |  |  |  |
| Thermal Shutdown | $\mathrm{T}_{\mathrm{A}}$ rising, $20^{\circ} \mathrm{C}$ typical hysteresis |  | +160 |  |  | ${ }^{\circ} \mathrm{C}$ |
| LOGIC CONTROL |  |  |  |  |  |  |
| PA_EN, EN1, EN2, HP LogicInput High Voltage | $2.7 \mathrm{~V} \leq \mathrm{V}_{\text {IN1 }}{ }^{\text {a }}=\mathrm{V}_{\text {IN1B }}=\mathrm{V}_{\text {IN2 }} \leq 5.5 \mathrm{~V}$ |  | 1.4 |  |  | V |
| PA_EN, EN1, EN2, HP LogicInput Low Voltage | $2.7 \mathrm{~V} \leq \mathrm{V}_{\text {IN1 }}{ }^{\text {a }}=\mathrm{V}_{\text {IN1B }}=\mathrm{V}_{\text {IN2 }} \leq 5.5 \mathrm{~V}$ |  |  |  | 0.4 | V |
| Logic-Input Current (PA_EN, EN1, EN2, HP) | $\mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}$ or $\mathrm{V}_{\text {IH }}=\mathrm{V}_{\text {IN1A }}=5.5 \mathrm{~V}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 0.01 | 1 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  | 0.1 |  |  |
| REFIN |  |  |  |  |  |  |
| REFIN Common-Mode Range |  |  | 0.1 |  | 2.2 | V |
| REFIN to PA_ Gain (Falling Edge) | $\mathrm{V}_{\text {REFIN }}=0.4 \mathrm{~V}, 0.9 \mathrm{~V}, 1.7 \mathrm{~V}, 2.2 \mathrm{~V}$ |  | 1.96 | 2.00 | 2.04 | V/V |
| REFIN Input Resistance |  |  |  | 540 |  | $\mathrm{k} \Omega$ |
| REFIN <br> Dual Mode ${ }^{\text {TM }}$ Threshold | $V_{\text {REFIN }}$ rising, 50 mV hysteresis |  | $\begin{gathered} 0.45 \times \\ \text { VIN }^{2} \end{gathered}$ | $\begin{gathered} 0.465 x \\ \text { VIN2 }^{2} \end{gathered}$ | $\begin{gathered} 0.48 \times \\ \text { VIN2 } \end{gathered}$ | V |

## 600mA PWM Step-Down Converters in $\mathbf{2 m m} \times \mathbf{2 m m}$ WLP for WCDMA PA Power

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\text {IN1A }}=\mathrm{V}_{\text {IN1B }}=\mathrm{V}_{\text {IN2 }}=\mathrm{V}_{\text {PA_EN }}=\mathrm{V}_{\text {EN1 }}=\mathrm{V}_{\text {EN2 }}=3.6 \mathrm{~V}, \mathrm{~V}_{\text {HP }}=0 \mathrm{~V}, \mathrm{~V}_{\text {REFIN }}=0.9 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=$ $+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LX |  |  |  |  |  |  |
| On-Resistance | p-channel MOSFET switch, lıX $=-40 \mathrm{~mA}$ |  |  | 0.18 | 0.6 | $\Omega$ |
|  | n-channel MOSFET rectifier, ILX $=40 \mathrm{~mA}$ |  |  | 0.15 | 0.6 |  |
| LX Leakage Current | $\begin{aligned} & V_{I N 1 A}=V_{I N 1 B}=V_{I N 2}=5.5 \mathrm{~V}, \\ & V_{\mathrm{LX}}=0 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 0.1 | 5 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ | 1 |  |  |  |
| p-Channel MOSFET Peak Current Limit | $V_{L X}=0 \mathrm{~V}$ |  | 0.7 | 0.9 | 1.1 | A |
| n-Channel MOSFET Valley Current Limit |  |  | 0.5 | 0.7 | 0.9 | A |
| Minimum On- and Off-Times |  |  |  | 0.1 |  | $\mu \mathrm{s}$ |
| Power-Up Delay | From PA_EN rising to LX rising |  |  | 150 | 250 | $\mu \mathrm{s}$ |
| BYPASS |  |  |  |  |  |  |
| On-Resistance | p-channel MOSFET bypass, IOUT $=-90 \mathrm{~mA}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 0.060 | 0.1 | $\Omega$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  | 0.1 |  |  |
| Bypass Current Limit | $\mathrm{V}_{\mathrm{PA}}=0$ |  | 0.8 | 1.2 | 1.8 | A |
| Step-Down Current Limit in Bypass | $V_{L X}=0$ |  | 0.7 | 0.9 | 1.1 | A |
| Total Bypass Current Limit | $V_{L X}=V_{P A}=0$ |  | 1.5 | 2.1 | 2.9 | A |
| Bypass Off-Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{IN} 1 \mathrm{~A}}=\mathrm{V}_{\mathrm{IN} 1 \mathrm{~B}}=\mathrm{V}_{\mathrm{IN} 2}=5.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{PAA}}=\mathrm{V}_{\mathrm{PAB}}=0 \mathrm{~V} \end{aligned}$ | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | 0.01 | 10 | $\mu \mathrm{A}$ |
|  |  | $\mathrm{T}_{\mathrm{A}}=+85^{\circ} \mathrm{C}$ |  | 1 |  |  |
| LDO1 |  |  |  |  |  |  |
| Output Voltage VLDO1 | $\begin{aligned} & \mathrm{V}_{\mathrm{IN} 2}=5.5 \mathrm{~V}, \mathrm{ILDO1}=1 \mathrm{~mA} ; \\ & \mathrm{V}_{\mathrm{IN} 2}=3.4 \mathrm{~V}, \mathrm{ILDO1}=100 \mathrm{~mA} \end{aligned}$ | MAX8805YEWEAA+T | 1.746 | 1.8 | 1.854 | V |
|  |  | MAX8805YEWEBC+T | 2.425 | 2.5 | 2.575 |  |
|  |  | MAX8805YEWECC+T | 2.619 | 2.7 | 2.781 |  |
|  |  | MAX8805YEWEDD+T | 2.716 | 2.8 | 2.884 |  |
|  |  | MAX8805YEWEEE+T | 2.765 | 2.85 | 2.936 |  |
|  |  | MAX8805YEWEGG+T | 2.910 | 3.0 | 3.090 |  |
| Output Current |  |  | 200 |  |  | mA |
| Current Limit | $\mathrm{V}_{\text {LDO1 }}=0 \mathrm{~V}$ |  | 250 | 550 | 750 | mA |
| Dropout Voltage | $\mathrm{LLDO1}=100 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\left(\mathrm{V}_{\text {LDO1 }} \geq 2.5 \mathrm{~V}\right)$ |  |  | 70 | 200 | mV |
| Line Regulation | $\mathrm{V}_{\mathrm{IN} 2}$ stepped from 3.5 V to 5.5 V , $\mathrm{ILDO1}=100 \mathrm{~mA}$ |  |  | 2.4 |  | mV |
| Load Regulation | ILDO1 stepped from $50 \mu \mathrm{~A}$ to 200 mA |  |  | 25 |  | mV |
| Power-Supply Rejection $\Delta V_{\text {LDO1 }} / \Delta V_{\text {IN2 }}$ | 10 Hz to $10 \mathrm{kHz}, \mathrm{CLDO1}=1 \mu \mathrm{~F}, \mathrm{l}$ LDO1 $=30 \mathrm{~mA}$ |  |  | 70 |  | dB |
| Output Noise | 100 Hz to $100 \mathrm{kHz}, \mathrm{CLDO} 1=1 \mu \mathrm{~F}, \mathrm{l}$ LDO1 $=30 \mathrm{~mA}$ |  |  | 35 |  | $\mu \mathrm{V}_{\text {RMS }}$ |
| Output Capacitor for Stable Operation | $0<1 \mathrm{LDO} 1<10 \mathrm{~mA}$ |  |  | 100 |  | nF |
|  | $0<1$ LDO1 < 200mA |  |  | 1 |  | $\mu \mathrm{F}$ |
| Shutdown Output Impedance | $\mathrm{V}_{\text {EN1 }}=0 \mathrm{~V}$ |  |  | 1 |  | $\mathrm{k} \Omega$ |

## 600mA PWM Step-Down Converters in 2mm x 2mm WLP for WCDMA PA Power

## ELECTRICAL CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\text {IN1A }}=\mathrm{V}_{\text {IN1B }}=\mathrm{V}_{\text {IN2 }}=\mathrm{V}_{\text {PA_EN }}=\mathrm{V}_{\text {EN1 }}=\mathrm{V}_{\text {EN2 }}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{HP}}=0 \mathrm{~V}, \mathrm{~V}_{\text {REFIN }}=0.9 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $+85^{\circ} \mathrm{C}$. Typical values are at $\mathrm{T}_{\mathrm{A}}=$ $+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Note 1)

| PARAMETER | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LDO2 |  |  |  |  |  |  |
| Output Voltage VLDO2 | $\begin{aligned} & \mathrm{V}_{\mathrm{IN} 2}=5.5 \mathrm{~V}, \mathrm{I} \mathrm{LDO} 2=1 \mathrm{~mA} ; \\ & \mathrm{V}_{\mathrm{IN} 2}=3.4 \mathrm{~V}, \mathrm{ILDO2}=100 \mathrm{~mA} \end{aligned}$ | MAX8805YEWEAA+T | 1.746 | 1.8 | 1.854 | V |
|  |  | MAX8805YEWEAC+T | 2.619 | 2.7 | 2.781 |  |
|  |  | MAX8805YEWEAD+T | 2.716 | 2.8 | 2.884 |  |
|  |  | MAX8805YEWEBE+T | 2.765 | 2.85 | 2.936 |  |
|  |  | MAX8805YEWEGG+T | 2.910 | 3.0 | 3.090 |  |
| Output Current |  |  | 200 |  |  | mA |
| Current Limit | $\mathrm{V}_{\text {LDO2 }}=0 \mathrm{~V}$ |  | 250 | 550 | 750 | mA |
| Dropout Voltage | l LDO2 $=100 \mathrm{~mA}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  |  | 70 | 200 | mV |
| Line Regulation | $\mathrm{V}_{\text {IN2 }}$ stepped from 3.5V to 5.5 V , $\mathrm{ILDO2}=100 \mathrm{~mA}$ |  |  | 2.4 |  | mV |
| Load Regulation | ILDO2 stepped from $50 \mu \mathrm{~A}$ to 200 mA |  |  | 25 |  | mV |
| Power-Supply Rejection $\Delta V_{\text {LDO2 }} / \Delta \mathrm{V}_{\text {IN2 }}$ | 10 Hz to $10 \mathrm{kHz}, \mathrm{CLDO} 2=1 \mu \mathrm{~F}, \mathrm{l}$ LDO2 $=30 \mathrm{~mA}$ |  |  | 70 |  | dB |
| Output Noise | 100 Hz to $100 \mathrm{kHz}, \mathrm{CLDO2}=1 \mu \mathrm{~F}, \mathrm{l}$ LDO2 $=30 \mathrm{~mA}$ |  |  | 35 |  | $\mu \mathrm{V}_{\mathrm{RMS}}$ |
| Output Capacitor for Stable Operation | $0 \mu \mathrm{~A}$ < ILDO2 < 10mA |  |  | 100 |  | nF |
|  | OHA < l $\mathrm{LDO2}$ < 200mA |  |  | 1 |  | $\mu \mathrm{F}$ |
| Shutdown Output Impedance | $\mathrm{V}_{\mathrm{EN} 2}=0 \mathrm{~V}$ |  |  | 1 |  | $\mathrm{k} \Omega$ |
| REFBP |  |  |  |  |  |  |
| REFBP Output Voltage | $0 \leq 1 \mathrm{REFBP} \leq 1 \mu \mathrm{~A}$ |  | 1.237 | 1.250 | 1.263 | V |
| REFBP Supply Rejection | VIN2 stepped from 2.55 V to 5.5 V |  |  | 0.2 | 5 | mV |

Note 1: All devices are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$. Limits over the operating temperature range are guaranteed by design.

# 600mA PWM Step-Down Converters in $2 \mathrm{~mm} \times \mathbf{2 m m}$ WLP for WCDMA PA Power 

## Typical Operating Characteristics

$\left(\mathrm{V}_{\mathrm{IN} 1 \mathrm{~A}}=\mathrm{V}_{\mathrm{IN} 1 \mathrm{~B}}=\mathrm{V}_{\mathrm{IN} 2}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{PA}}=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO}}=2.85 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO}}=2.85 \mathrm{~V}, \mathrm{RPA}=7.5 \Omega\right.$, circuit of Figure $5, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


## 600mA PWM Step-Down Converters in 2mm x 2mm WLP for WCDMA PA Power

$\left(V_{I N 1 A}=V_{I N 1 B}=V_{I N 2}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{PA}}=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO}}=2.85 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO}}=2.85 \mathrm{~V}, \mathrm{R}_{\mathrm{PA}}=7.5 \Omega\right.$, circuit of Figure $5, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)



REFIN vs. REFIN TO OUT GAIN (MAX8805Z)


PA STEP-DOWN CONVERTER EFFICIENCY vs. LOAD CURRENT (MAX8805Y)


PA STEP-DOWN CONVERTER OUTPUT VOLTAGE vs. REFIN VOLTAGE


REFIN vs. REFIN TO OUT GAIN (MAX8805Y)


# 600mA PWM Step-Down Converters in $2 \mathrm{~mm} \times \mathbf{2 m m}$ WLP for WCDMA PA Power 

Typical Operating Characteristics (continued)
$\left(\mathrm{V}_{\mathrm{IN} 1 \mathrm{~A}}=\mathrm{V}_{\mathrm{IN} 1 \mathrm{~B}}=\mathrm{V}_{\mathrm{IN} 2}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{PA}}=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO}}=2.85 \mathrm{~V}, \mathrm{~V} \mathrm{LDO2}=2.85 \mathrm{~V}, \mathrm{RPA}=7.5 \Omega\right.$, circuit of Figure $5, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


PA STEP-DOWN HEAVY-LOAD
SWITCHING WAVEFORMS (MAX8805Z)




PA STEP-DOWN HEAVY-LOAD
SWITCHING WAVEFORMS (MAX8805Y)


PA STEP-DOWN SOFT-START WAVEFORMS (MAX8805Y)


## 600mA PWM Step-Down Converters in $\mathbf{2 m m} \times \mathbf{2 m m}$ WLP for WCDMA PA Power

$\left(\mathrm{V}_{\mathrm{IN} 1 \mathrm{~A}}=\mathrm{V}_{\mathrm{IN} 1 \mathrm{~B}}=\mathrm{V}_{\mathrm{IN} 2}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{PA}}=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO}}=2.85 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO}}=2.85 \mathrm{~V}, \mathrm{RPA}=7.5 \Omega\right.$, circuit of Figure $5, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


10 $\mu \mathrm{s} / \mathrm{div}$


10 $\mu \mathrm{s} / \mathrm{div}$


PA STEP-DOWN CONVERTER FORCED BYPASS-FET TRANSIENT RESPONSE


# 600mA PWM Step-Down Converters in $\mathbf{2 m m} \times \mathbf{2 m m}$ WLP for WCDMA PA Power 

Typical Operating Characteristics (continued)
$\left(\mathrm{V}_{\mathrm{IN} 1 \mathrm{~A}}=\mathrm{V}_{\mathrm{IN} 1 \mathrm{~B}}=\mathrm{V}_{\mathrm{IN} 2}=3.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{PA}}=1.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{LDO}}=2.85 \mathrm{~V}, \mathrm{~V} \mathrm{LDO2}=2.85 \mathrm{~V}, \mathrm{RPA}=7.5 \Omega\right.$, circuit of Figure $5, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.)


PA STEP-DOWN CONVERTER


LD01, LD02 SUPPLY CURRENT



PA STEP-DOWN CONVERTER


LD01, LDO2 DROPOUT VOLTAGE
vs. LOAD CURRENT


## 600mA PWM Step-Down Converters in 2mm x 2mm WLP for WCDMA PA Power



# 600mA PWM Step-Down Converters in $2 \mathrm{~mm} \times 2 \mathrm{~mm}$ WLP for WCDMA PA Power 

Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| A1 | REFBP | Reference Noise Bypass. Bypass REFBP to AGND with a $0.22 \mu F$ ceramic capacitor to reduce noise on the LDO outputs. REFBP is internally pulled down through a $1 \mathrm{k} \Omega$ resistor during shutdown. |
| A2 | AGND | Low-Noise Analog Ground |
| A3 | REFIN | DAC-Controlled Input. The output of the PA step-down converter is regulated to $2 \times \mathrm{V}_{\text {REFIN }}$. When $\mathrm{V}_{\text {REFIN }}$ reaches $0.465 \times \mathrm{V}_{\mathrm{IN} 2}$, bypass mode is enabled. |
| A4 | PGND | Power Ground for PA Step-Down Converter |
| B1 | LDO2 | 200mA LDO Regulator 2 Output. Bypass LDO2 with a $1 \mu$ F ceramic capacitor as close as possible to LDO2 and AGND. LDO2 is internally pulled down through a $1 \mathrm{k} \Omega$ resistor when this regulator is disabled. |
| B2 | PA_EN | PA Step-Down Converter Enable Input. Connect to IN_ or logic-high for normal operation. Connect to GND or logic-low for shutdown mode. |
| B3 | EN2 | LDO2 Enable Input. Connect to IN2 or logic-high for normal operation. Connect to AGND or logic-low for shutdown mode. |
| B4 | LX | Inductor Connection. Connect an inductor from LX to the output of the PA step-down converter. |
| C1 | IN2 | Supply Voltage Input for LDO1, LDO2, and Internal Reference. Connect IN2 to a battery or supply voltage from 2.7 V to 5.5 V . Bypass IN 2 with a $2.2 \mu \mathrm{~F}$ ceramic capacitor as close as possible to IN 2 and AGND. Connect IN2 to the same source as IN1A and IN1B. |
| C2 | HP | High-Power Mode Set Input. Drive HP high to invoke forced bypass mode. Bypass mode connects the input of the PA step-down converter directly to its output through the internal bypass MOSFET. Drive HP low to disable the forced bypass mode. |
| C3, C4 | IN1B, IN1A | Supply Voltage Input for PA Step-Down Converter. Connect IN1_ to a battery or supply voltage from 2.7 V to 5.5 V . Bypass the connection of IN 1 _ with a $2.2 \mu \mathrm{~F}$ ceramic capacitor as close as possible to IN 1 _, and PGND. IN1A and IN1B are internally connected together. Connect IN1_ to the same source as IN2. |
| D1 | LDO1 | 200mA LDO Regulator 1 Output. Bypass LDO1 with a $1 \mu$ F ceramic capacitor as close as possible to LDO1 and AGND. LDO1 is internally pulled down through a $1 \mathrm{k} \Omega$ resistor when this regulator is disabled. |
| D2 | EN1 | LDO1 Enable Input. Connect to IN2 or logic-high for normal operation. Connect to AGND or logic-low for shutdown mode. |
| D3, D4 | PAB, PAA | PA Connection for Bypass Mode. Internally connected to IN1_ using the internal bypass MOSFET during bypass mode. PA_ is connected to the internal feedback network. Bypass PA_ with a $2.2 \mu \mathrm{~F}$ ceramic capacitor as close as possible to PA_ and PGND. |

600mA PWM Step-Down Converters in 2mm x 2mm WLP for WCDMA PA Power


Figure 1. Block Diagram

# 600mA PWM Step-Down Converters in 2mm x 2mm WLP for WCDMA PA Power 

## Detailed Description

The MAX8805Y/MAX8805Z are designed to dynamically power the PA in WCDMA and NCDMA handsets. The devices contain a high-frequency, high-efficiency stepdown converter, and two LDOs. The step-down converter delivers over 600 mA . The hysteretic PWM control scheme provides extremely fast transient response, while 2 MHz and 4 MHz switching-frequency options allow the trade-off between efficiency and the smallest external components. A $60 \mathrm{~m} \Omega$ bypass FET connects the PA directly to the battery during high-power transmission.

## Step-Down Converter Control Scheme

A hysteretic PWM control scheme ensures high efficiency, fast switching, fast transient response, low-output ripple, and physically tiny external components. The control scheme is simple: when the output voltage is below the regulation threshold, the error comparator begins a switching cycle by turning on the high-side switch. This high-side switch remains on until the minimum on-time expires and the output voltage is within regulation, or the inductor current is above the currentlimit threshold. Once off, the high-side switch remains off until the minimum off-time expires and the output voltage falls again below the regulation threshold. During the off period, the low-side synchronous rectifier turns on and remains on until the high-side switch turns on again. The internal synchronous rectifier eliminates the need for an external Schottky diode.

## Voltage-Positioning Load Regulation

 The MAX8805Y/MAX8805Z step-down converters utilize a unique feedback network. By taking DC feedback from the LX node through R1 in Figure 1, the usual phase lag due to the output capacitor is removed, making the loop exceedingly stable and allowing the use of very small ceramic output capacitors. To improve the load regulation, resistor R3 is included in the feedback. This configuration yields load regulation equal to half of the inductor's series resistance multiplied by the load current. This voltage-positioning load regulation greatly reduces overshoot during load transients or when changing the output voltage from one level to another. However, when calculating the required REFIN voltage, the load regulation should be considered. Because inductor resistance is typically well specified and the typical PA is a resistive load, the MAX8805Y/MAX8805Z VREFIN to Vout gain is slightly less than 2V/V.Step-Down Converter Bypass Mode During high-power transmission, the bypass mode connects IN1A and IN1B directly to PAA and PAB with the
internal $60 \mathrm{~m} \Omega$ (typ) bypass FET, while the step-down converter is forced into $100 \%$ duty-cycle operation. The low on-resistance in this mode provides low dropout, long battery life, and high output current capability.

Forced and Automatic Bypass Mode Invoke forced bypass mode by driving HP high or invoke automatic bypass mode by applying a high voltage to REFIN. To prevent excessive output ripple as the step-down converter approaches dropout, the MAX8805Y/MAX8805Z enter bypass mode automatically when VREFIN $>0.465 \times$ VIN2 (see Figure 2). Note that IN2 is used instead of IN1 to prevent switching noise from causing false enagement of automatic bypass mode. For this reason, IN2 must be connected to the same source as IN1.


Figure 2. VIN2 and VPA_ with Automatic Entry/Exit into Bypass Mode

## Shutdown Mode

Connect PA_EN to GND or logic-low to place the MAX8805Y/MAX8805Z PA step-down converter in shutdown mode. In shutdown, the control circuitry, internal switching MOSFET, and synchronous rectifier turn off and LX becomes high impedance. Connect PA_EN to IN1_ or logic-high for normal operation.
Connect EN1 or EN2 to GND or logic-low to place LDO1 or LDO2, respectively, in shutdown mode. In shutdown, the outputs of the LDOs are pulled to ground through an internal $1 \mathrm{k} \Omega$ resistor.
When the PA step-down and LDOs are all in shutdown, the MAX8805Y/MAX8805Z enter a very low power state, where the input current drops to $0.1 \mu \mathrm{~A}$ (typ).

# 600mA PWM Step-Down Converters in $\mathbf{2 m m} \times \mathbf{2 m m}$ WLP for WCDMA PA Power 


#### Abstract

Step-Down Converter Soft-Start The MAX8805Y/MAX8805Z PA step-down converter has internal soft-start circuitry that limits inrush current at startup, reducing transients on the input source. Softstart is particularly useful for supplies with high output impedance such as Li+ and alkaline cells. See the SoftStart Waveforms in the Typical Operating Characteristics.


## Analog REFIN Control

The MAX8805Y/MAX8805Z PA step-down converter uses REFIN to set the output voltage. The output voltage is regulated at twice the voltage applied at REFIN minus the load regulation. This allows the converter to operate in applications where dynamic voltage control is required.

## Thermal Shutdown

Thermal shutdown limits total power dissipation in the MAX8805Y/MAX8805Z. If the junction temperature exceeds $+160^{\circ} \mathrm{C}$, thermal-shutdown circuitry turns off the IC, allowing it to cool. The IC turns on and begins soft-start after the junction temperature cools by $20^{\circ} \mathrm{C}$. This results in a pulsed output during continuous ther-mal-overload conditions.

## Applications Information

## Output Voltages

The MAX8805Y/MAX8805Z PA step-down converters set the PA_ output voltage to twice the voltage applied to REFIN.
LDO1 and LDO2 output voltages are determined by the part number suffix, as shown in Table 1.

## LDO Dropout Voltage

The regulator's minimum input/output differential (or dropout voltage) determines the lowest usable supply voltage. In battery-powered systems, this determines the useful end-of-life battery voltage. Because the MAX8805Y/MAX8805Z LDOs use a p-channel MOSFET pass transistor, their dropout voltages are a function of drain-to-source on-resistance ( $\mathrm{RDS}_{\mathrm{DS}}(\mathrm{ON})$ ) multiplied by the load current (see the Typical Operating Characteristics).

## Inductor Selection

The MAX8805Y operates with a switching frequency of 2 MHz and utilizes a $2.2 \mu \mathrm{H}$ inductor. The MAX8805Z operates with a switching frequency of 4 MHz and utilizes a $1 \mu \mathrm{H}$ inductor. The higher switching frequency of the MAX8805Z allows the use of physically smaller inductors at the cost of slightly lower efficiency. The lower switching frequency of the MAX8805Y results in greater efficiency at the cost of a physically larger inductor. See the Typical Operating Characteristics for efficiency graphs for both the MAX8805Y and MAX8805Z.

Table 1. LDO1 and LDO2 Output Voltage
Selection

| PART | FREQUENCY <br> $\mathbf{( M H z )}$ | LDO1 <br> $\mathbf{( V )}$ | LDO2 <br> $\mathbf{( V )}$ |
| :---: | :---: | :---: | :---: |
| MAX8805YEWEAA+T | 2 | 1.80 | 1.80 |
| MAX8805YEWEAE+T | 2 | 1.80 | 2.85 |
| MAX8805YEWEEE+T | 2 | 2.85 | 2.85 |
| MAX8805ZEWEAA+T | 4 | 1.80 | 1.80 |
| MAX8805ZEWEAE+T | 4 | 1.80 | 2.85 |
| MAX8805ZEWEEE+T | 4 | 2.85 | 2.85 |

Note: Contact the factory for other output-voltage options.

The inductor's DC current rating only needs to match the maximum load of the application because the MAX8805Y/MAX8805Z feature zero current overshoot during startup and load transients. For optimum transient response and high efficiency, choose an inductor with DC series resistance in the $50 \mathrm{~m} \Omega$ to $150 \mathrm{~m} \Omega$ range. See Table 2 for suggested inductors and manufacturers.

## Output Capacitor Selection

For the PA step-down converter, the output capacitor (CPA) is required to keep the output voltage ripple small and ensure regulation loop stability. CpA must have low impedance at the switching frequency. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients. Due to the unique feedback network, the output capacitance can be very low. A $2.2 \mu \mathrm{~F}$ capacitor is recommended for most applications. For optimum load-transient performance and very low output ripple, the output capacitor value can be increased.
For LDO1 and LDO2, the minimum output capacitance required is dependent on the load currents. For loads less than 10 mA , it is sufficient to use a $0.1 \mu \mathrm{~F}$ capacitor for stable operation over the full temperature range. With rated maximum load currents, a minimum of $1 \mu \mathrm{~F}$ is recommended. Reduce output noise and improve loadtransient response, stability, and power-supply rejection by using larger output capacitors.
Note that some ceramic dielectrics exhibit large capacitance and ESR variation with temperature. With dielectrics such as Z 5 U and Y 5 V , it is necessary to use $2.2 \mu \mathrm{~F}$ or larger to ensure stability at temperatures below $-10^{\circ} \mathrm{C}$. With X7R or X5R dielectrics, $1 \mu \mathrm{~F}$ is sufficient at all operating temperatures. These regulators are optimized for ceramic capacitors. Tantalum capacitors are not recommended.

# 600mA PWM Step-Down Converters in $\mathbf{2 m m} \times \mathbf{2 m m}$ WLP for WCDMA PA Power 

Table 2. Suggested Inductors

| MANUFACTURER | SERIES | INDUCTANCE ( $\mu \mathrm{H}$ ) | ESR <br> $(\Omega)$ | CURRENT RATING (mA) | DIMENSIONS (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Coilcraft | LPO3310 | $\begin{aligned} & 1.0 \\ & 1.5 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 0.07 \\ & 0.10 \\ & 0.13 \end{aligned}$ | $\begin{aligned} & 1600 \\ & 1400 \\ & 1100 \end{aligned}$ | $3.3 \times 3.3 \times 1.0=11 \mathrm{~mm}^{3}$ |
| FDK | MIPF2520 | $\begin{aligned} & 1.0 \\ & 1.5 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 0.05 \\ & 0.07 \\ & 0.08 \end{aligned}$ | $\begin{aligned} & 1500 \\ & 1500 \\ & 1300 \end{aligned}$ | $2.5 \times 2.0 \times 1.0=5 \mathrm{~mm}^{3}$ |
|  | MIPS2520 | $\begin{aligned} & 1.3 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 0.09 \\ & 0.11 \end{aligned}$ | $\begin{aligned} & 1500 \\ & 1200 \end{aligned}$ | $2.5 \times 2.0 \times 1.0=5 \mathrm{~mm}^{3}$ |
|  | MIPF2016 | $\begin{aligned} & 1.0 \\ & 2.2 \\ & \hline \end{aligned}$ | 0.11 | 1100 | $2.0 \times 1.6 \times 1.0=3.2 \mathrm{~mm}^{3}$ |
| Hitachi | KSLI-252010 | $\begin{aligned} & 1.5 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 0.115 \\ & 0.080 \end{aligned}$ | - | $2.5 \times 2.0 \times 1.0=5 \mathrm{~mm}^{3}$ |
| Murata | LQH32C_53 | $\begin{aligned} & 1.0 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 0.06 \\ & 0.10 \end{aligned}$ | $\begin{gathered} 1000 \\ 790 \end{gathered}$ | $3.2 \times 2.5 \times 1.7=14 \mathrm{~mm}^{3}$ |
| Sumida | CDRH2D09 | $\begin{aligned} & 1.2 \\ & 1.5 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 0.08 \\ & 0.09 \\ & 0.12 \end{aligned}$ | $\begin{aligned} & 590 \\ & 520 \\ & 440 \end{aligned}$ | $3.0 \times 3.0 \times 1.0=9 \mathrm{~mm}^{3}$ |
| Taiyo Yuden | CDRH2D11 | $\begin{aligned} & 1.5 \\ & 2.2 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & 0.05 \\ & 0.08 \\ & 0.10 \end{aligned}$ | $\begin{aligned} & 680 \\ & 580 \\ & 450 \end{aligned}$ | $3.2 \times 3.2 \times 1.2=12 \mathrm{~mm}^{3}$ |
|  | CB2518T | $\begin{aligned} & 2.2 \\ & 4.7 \end{aligned}$ | $\begin{aligned} & 0.09 \\ & 0.13 \end{aligned}$ | $\begin{aligned} & 510 \\ & 340 \end{aligned}$ | $2.5 \times 1.8 \times 2.0=9 \mathrm{~mm}^{3}$ |
| TOKO | D3010FB | 1.0 | 0.20 | 1170 | $3.0 \times 3.0 \times 1.0=9 \mathrm{~mm}^{3}$ |
|  | D2812C | $\begin{aligned} & 1.2 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 0.09 \\ & 0.15 \end{aligned}$ | $\begin{aligned} & 860 \\ & 640 \end{aligned}$ | $3.0 \times 3.0 \times 1.2=11 \mathrm{~mm}^{3}$ |
|  | D310F | $\begin{aligned} & 1.5 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & \hline 0.13 \\ & 0.17 \end{aligned}$ | $\begin{aligned} & 1230 \\ & 1080 \end{aligned}$ | $3.6 \times 3.6 \times 1.0=13 \mathrm{~mm}^{3}$ |
|  | D312C | $\begin{aligned} & 1.5 \\ & 2.2 \end{aligned}$ | $\begin{aligned} & 0.10 \\ & 0.12 \end{aligned}$ | $\begin{aligned} & 1290 \\ & 1140 \end{aligned}$ | $3.6 \times 3.6 \times 1.2=16 \mathrm{~mm}^{3}$ |

Input Capacitor Selection
The input capacitor (CIN1) of the PA converter reduces the current peaks drawn from the battery or input power source and reduces switching noise in the MAX8805Y/MAX8805Z. The impedance of CIN1 at the switching frequency should be kept very low. Ceramic capacitors with X5R or X7R dielectric are highly recommended due to their small size, low ESR, and small temperature coefficients. A $2.2 \mu \mathrm{~F}$ capacitor is recommended for most applications. For optimum noise immunity and low input ripple, the input capacitor value can be increased.
For the LDOs, use an input capacitance equal to the value of the sum of the output capacitance of LDO1 and

LDO2. Larger input capacitor values and lower ESR provide better noise rejection and line transient response.
Note that some ceramic dielectrics exhibit large capacitance and ESR variation with temperature. With dielectrics such as Z 5 U and Y 5 V , it may be necessary to use two times the sum of the output capacitor values of LDO1 and LDO2 (or larger) to ensure stability at temperatures below $-10^{\circ} \mathrm{C}$. With X7R or X5R dielectrics, a capacitance equal to the sum is sufficient at all operating temperatures.

## 600mA PWM Step-Down Converters in 2mm x 2mm WLP for WCDMA PA Power

## Thermal Considerations

In most applications, the MAX8805Y/MAX8805Z do not dissipate much heat due to their high efficiency. However, in applications where the MAX8805Y/ MAX8805Z run at high ambient temperature with heavy loads, the heat dissipated may exceed the maximum junction temperature of the IC. If the junction temperature reaches approximately $+160^{\circ} \mathrm{C}$, all power switches are turned off and LX and PA_ become high impedance, and LDO1 and LDO2 are pulled down to ground through an internal $1 \mathrm{k} \Omega$ pulldown resistor.
The MAX8805Y/MAX8805Z maximum power dissipation depends on the thermal resistance of the IC package and circuit board, the temperature difference between the die junction and ambient air, and the rate of airflow. The power dissipated in the device is:

$$
\begin{gathered}
\text { PDISS }=\text { PPA } \times(1 / \eta \text { ПA }-1)+\text { ILDO1 } \times(\text { VIN2 }- \text { VLDO1 })+ \\
\\
\text { ILDO2 } \times(\text { VIN2 }- \text { VLDO2 })
\end{gathered}
$$

where $\eta$ PA is the efficiency of the PA step-down converter and PPA is the output power of the PA step-down converter.
The maximum allowed power dissipation is:

$$
\text { PMAX }=\left(T_{J M A X}-T_{A}\right) / \theta J A
$$

where (TJMAX - TA) is the temperature difference between the MAX8805Y/MAX8805Z die junction and the surrounding air; $\theta_{\mathrm{JA}}$ is the thermal resistance of the junction through the PCB, copper traces, and other materials to the surrounding air.

PCB Layout High switching frequencies and relatively large peak currents make the PCB layout a very important part of design. Good design minimizes excessive EMI on the feedback paths and voltage gradients in the ground plane, resulting in a stable and well-regulated output. Connect CIN1 close to IN1A/IN1B and PGND. Connect the inductor and output capacitor as close as possible to the IC and keep their traces short, direct, and wide. Keep noisy traces, such as the LX node, as short as possible. Figure 3 illustrates an example PCB layout and routing scheme.

# 600mA PWM Step-Down Converters in 2mm x 2mm WLP for WCDMA PA Power 



ZG088XVW/AG088XVW

Figure 3. Recommended PCB Layout

## 600mA PWM Step-Down Converters in 2mm x 2mm WLP for WCDMA PA Power



Figure 4. Typical Application Circuit Using LDOs for PA Enable/Bias

## 600mA PWM Step-Down Converters in $\mathbf{2 m m} \times \mathbf{2 m m}$ WLP for WCDMA PA Power



ZG088XVW/RG088XVW

Figure 5. Typical Application Circuit Using LDOs for RF Power

# 600mA PWM Step-Down Converters in 2mm x 2mm WLP for WCDMA PA Power 

Pin Configuration


# 600mA PWM Step-Down Converters in $2 \mathrm{~mm} \times 2 \mathrm{~mm}$ WLP for WCDMA PA Power 

Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)
 implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

