## 65,536 x 8 CMOS EPROM

## **FEATURES**

- · Fast access time: 90 ns
- JEDEC-approved pinout
- · High-speed write programming
  - Typically less than eight seconds
- ±10% power supply tolerance available
- Both CMOS and TTL compatible input and output
- Two line control functions
- Versions available in industrial and commercial temperature ranges

### DESCRIPTION


The ISSI IS27C512 is an 512K-bit CMOS (64K-word by 8-bit) Ultraviolet Erasable CMOS Programmable Read-Only Memory. It requires only a single 5V power supply in normal read mode operation. Any byte can be access in less than 90 ns. The IS27C512 offers separate Output Enable ( $\overline{OE}$ ) and Chip Enable ( $\overline{OE}$ ) controls, thus eliminating bus contention in a multiple bus microprocessor system.

All signals are TTL levels, including programming signals. Bit locations may be programmed singly, in blocks, or at random.

The IS27C512 supports *ISSI*'s write programming algorithm. Programming time is typically only 100 µs per byte.

This product is available in ceramic windowed DIP as well as One-Time Programmable (OTP) PDIP, PLCC, and TSOP packages over commercial and industrial temperature ranges.


## **FUNCTIONAL BLOCK DIAGRAM**



ISSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 1995, Integrated Silicon Solution, Inc.

1


# PIN CONFIGURATIONS 28-Pin DIP




## PIN DESCRIPTIONS

A0-A15	Address Inputs	
CE (E)	Chip Enable Input	
DQ0-DQ7	Data Inputs/Outputs	
OE (G)/VPP	Output Enable Input / Program Voltage Input	
Vcc	Power Supply Voltage	
GND	Ground	-
NC	No Internal Connection	

## 32-Pin PLCC



## 28-Pin TSOP



## **FUNCTIONAL DESCRIPTION**

## Erasing the IS27C512

In order to clear all locations of their programmed contents, it is necessary to expose the IS27C512 to an ultraviolet light source. A dosage of 15W sec/cm² is required to completely erase the IS27C512. This dosage can be obtained by exposure to an ultraviolet lamp-wavelength of 2537 Angstroms (Å)—with intensity of 12,000  $\mu W/cm^2$  for 15 to 20 minutes. The IS27C512 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the IS27C512, and similar devices, will erase with light sources having wavelengths shorter than 4000Å. The exposure to fluorescent light and sunlight will eventually erase the IS27C512 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

## Programming the IS27C512

Upon delivery, or after each erasure, the IS27C512 has 524,288 bits in the "ONE", or HIGH state. "ZEROs" are loaded into the IS27C512 through the procedure of programming.

The programming mode is entered when  $12.75\pm0.25V$  is applied to the  $\overrightarrow{OE}$ /VPP pin, Vcc = 6.25V and  $\overrightarrow{CE}$  is at VIL. For programming, the data to be programmed is applied eight bits in parallel to the data output pins.

The write programming algorithm reduces programming time by using 100 µs programming pulses followed by a byte verification to determine whether the byte has been successfully programmed. If the data does not verify, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the EPROM.

The write programming algorithm programs and verifies at Vcc = 6.25V and  $\overline{OE}/Vpp = 12.75V$ . After the final address is completed, all byte are compared to the original data with Vcc = 5.25V.

## **Program Inhibit**

Programming of multiple IS27C512s in parallel with different data is also easily accomplished. Except for  $\overline{CE}$ , all like inputs of the parallel IS27C512 may be common. A TTL low-level program pulse applied to an IS27C512  $\overline{CE}$  input with  $\overline{OE}/VPP = 12.75 \pm 0.25V$  will program that IS27C512. A high-level  $\overline{CE}$  input inhibits the other IS27C512 from being programmed.

## **Program Verify**

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify should be performed with  $\overline{\text{CE}}$  at  $\text{V}_{\text{IL}}$  and  $\overline{\text{OE}}/\text{V}_{\text{PP}}$  at  $\text{V}_{\text{IL}}$ .

#### **Auto Select Mode**

The auto select mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C  $\pm$ 5°C ambient temperature range that is required when programming the IS27C512.

To activate this mode, the programming equipment must force 12.0±0.5V on address line A9 of the IS27C512. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during auto select mode.

Byte 0 (A0 =  $V_{IL}$ ) represents the manufacturer code, and byte 1 (A0 =  $V_{IH}$ ), the device identifier code. For the IS27C512, these two identifier bytes are given in the Mode Select table. All identifiers manufacturer and device codes will possess odd parity, with the MSB (DQ7) defined as the parity bit.

#### Read Mode

The IS27C512 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{\text{CE}}$ ) is the power control and should be used for device selection. Assuming that addresses are stable, address access time (tacc) is equal to the delay from  $\overline{\text{CE}}$  to output (tce). Output Enable ( $\overline{\text{OE}}$ ) is the output control and should be used to get data to the output pins, independent of device selection. Data is available at the outputs toe after the falling edge of  $\overline{\text{OE}}$  assuming that  $\overline{\text{CE}}$  has been LOW and addresses have been stable for at least tacc – toe.

### Standby Mode

The IS27C512 has a standby mode which reduces the maximum Vcc active current. It is placed in standby mode when  $\overline{\text{CE}}$  is at ViH. The amount of current drawn in standby mode depends on the frequency and the number of address pins switching. The IS27C512 is specified with 50% of the address lines toggling at 5 MHz. A reduction of the frequency or quantity of address lines toggling will significantly reduce the actual standby current.



## **Output OR-Tieing**

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation, and
- Assurance that output bus contention will not occur.

It is recommended that  $\widehat{\text{CE}}$  be decoded and used as the primary device-selecting function, while  $\widehat{\text{OE}}/\text{VPP}$  be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

## System Applications

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device at a minimum, a 0.1  $\mu$ F ceramic capacitor (high-frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7  $\mu$ F bulk electrolytic capacitor should be used between Vcc and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.


## TRUTH TABLE(1,2,4)

Mode		CE	OE/VPP	A0	A9	Outputs
Read		VIL	VIL	Х	×	Dout
Output Disable		Х	ViH	Х	Х	Hi-Z
Standby		Vін	Х	Х	Х	Hi-Z
Program		VIL	VPP	X	X	Din
Program Verify		VIL	VIL	X	X	Dout
Program Inhibit		Vін	VPP	Х	Х	Hi-Z
Auto Select(3,5)	Manufacturer Code	VIL	VIL	VIL	Vн	D5H
	Device Code	VIL	VIL	ViH	Vн	91H

#### Notes:

- 1.  $V_H = 12.0V \pm 0.5V$ .
- 2. X = Either V:H or VIL.
- 3. A1-A8 = A10-A15 = Vil.
- 4. See DC Programming Characteristics for VPP voltage during programming.
- 5. The IS27C512 can use the same write algorithm during program as other IS27C512 or IS27512 devices.

### LOGIC SYMBOL



## **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND		
	All pins except A9 and VPP	$-0.6$ to Vcc + $0.5^{(2)}$	V
	VPP	$Vcc - 0.3$ to $13.5^{(2,3)}$	V
	A9	-0.6 to 13.5 <sup>(2,3)</sup>	V
	Vcc	-0.6 to 7.0 <sup>(2)</sup>	V
TA	Ambient Temperature with Power Applied	-65 to +125	°C
Тѕтс	Storage Temperature (OTP)	-65 to +125	°C
Тѕтс	Storage Temperature (All others)	-65 to +150	°C

#### Notes:

- Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the
  device. This is a stress rating only and functional operation of the device at these or any other conditions above
  those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum
  rating conditions for extended periods may affect reliability.
- Minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods less than 10 ns. Maximum DC voltage on output pins is Vcc + 0.5V which may overshoot to Vcc + 2.0V for periods less than 10 ns.
- 3. Maximum DC voltage on A9 or VPP may overshoot to +13.5V for periods less than 10 ns.

## **OPERATING RANGE**

Range	Ambient Temperature	Vcc
Commercial	0°C to +70°C	5V ± 10%
Industrial(1)	-40°C to +85°C	5V ± 10%

### Note:

 Operating ranges define those limits between which the functionally of the device is guaranteed.

## DC ELECTRICAL CHARACTERISTICS(1,2,3) (Over Operating Range)

Symbol	Parameter	Test Conditions	75 Table 1	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = Min., loн = -400 µA	1 1	2.4		٧
VoL	Output LOW Voltage	Vcc = Min., loL = 2.1 mA		_	0.45	V
ViH	Input HIGH Voltage(4)			2.0	Vcc + 0.5	٧
VIL	Input LOW Voltage(4)			-0.3	0.8	V
<b>4</b> LI	Input Load Current	Vin = 0V to +Vcc			5.0	μА
lıo	Output Leakage Current	Vout = 0V to +Vcc			10	μА

#### Notes

- Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP. Never try to force VPP LOW to 1V below Vcc. Manufacturer suggests to tie VPP and Vcc together during the READ operation.
- 2. Caution: the IS27C512 must not be removed from (or inserted into) a socket when Voc or VPP is applied.
- 3. Minimum DC input voltage is -0.5V. During transitions, the inputs may undershoot to -2.0V for periods less than 10 ns. Maximum DC voltage on output pins is Vcc + 0.5V which may overshoot to Vcc + 2.0V for periods less than 10 ns.
- 4. Tested under static DC conditions.



## POWER SUPPLY CHARACTERISTICS(1,2,4) (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
lcc1	Vcc Operating Supply Current <sup>(3)</sup>	Vcc = Max., CE = V <sub>I</sub> ∟ Commercia louτ = 0 mA, f = 5 MHz Industria (Open outputs)	•	30 30	mA
tcc00	Vcc CMOS Standby Quiescent Current	CE ≥ Vcc − 0.3V  All pins ≥ Vcc − 0.3V or ≤ 0.3V  (All inputs fixed, no switching)		100	μА
Iccseo	Vcc CMOS Standby Current	CE ≥ Vcc − 0.3V All pins ≥ Vcc − 0.3V or ≤ 0.3V toggling f ≤ 5 MHz		1.	mA
Iccse1	Vcc TTL Standby Current	CE ≥ ViH All pins = ViH or ViL (TTL level) toggling f ≤ 5 MHz		2	mA

### Notes:

- Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP. Never try to force VPP LOW to 1V below Vcc. Manufacturer suggests to tie VPP and Vcc together during the READ operation.
- 2. Caution: the IS27C512 must not be removed from (or inserted into) a socket when Vcc or VPP is applied.
- Icc1 is tested with OE/VPP = VIH to simulate open outputs.
- Minimum DC input voltage is -0.5V. During transitions, the inputs may undershoot to -2.0V for periods less than 10 ns.
   Maximum DC voltage on output pins is Vcc + 0.5V which may overshoot to Vcc + 2.0V for periods less than 10 ns.


## CAPACITANCE(1,2,3)

			DIP		PLCC/TSOP			
Symbol	Parameter	Conditions	Тур.	Max.	Тур.	Max.	Unit	
Cin	Input Capacitance	Vin = 0V	6	10	6	9	pF	
Соит	Output Capacitance	Vout = 0V	8	12	, 6	, 9	pF	
CIN OE/VPP	OE/VPP Capacitance	OE/VPP = 0V	12	15	12	.15	pF	


### Notes:

- 1. Typical values are for nominal supply voltage.
- This parameter is only sampled, but not 100% tested.
- 3. Test conditions: TA = 25°C, f = 1 MHz.

## **SWITCHING TEST CIRCUIT**



## SWITCHING TEST WAVEFORM



### Notes:

## AC Testing:

- 1. Inputs are driven at 2.4V for a logic "1" and 0.45V for a logic "0".
- 2. Input pulse rise and fall times are < 20ns.

## SWITCHING CHARACTERISTICS(1,2,3,4) (Over Operating Range)

JEDEC	Std.			-(	90		12	-15			
Symbol	Symbol	Parameter	<b>Test Conditions</b>	Min.	Max.	Min.	Max.	Min.	Max.	Unit	
tavqa	tacc	Address to Output Delay	CE = OE = VIL CL = CL1		90		120	-	150	ns	
telov	tce	Chip Enable to Output Delay	OE = VIL CL = CL1	_	90	_	120		150	ns	
tglav	toe	Output Enable to Output Delay	CE = VIL CL = CL1	-	45	_	50		65	ns	
tеноz, tgнаz	tof <sup>(2)</sup>	Chip Enable HIGH or Output Enable HIGH, whichever comes first, to Output Float	CL = CL2	0	30	0	35	0	35	ns	
tavox	tон	Output Hold from Address, CE or OE whichever occured first		0	-	0		0	<u></u>	ns	

### Notes:


- 1. Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.
- 2. This parameter is only sampled, not 100% tested.
- 3. Caution: The IS27C512 must not be removed from (or inserted into) a socket or board when VPP or Vcc applied.
- 4. Output Load: 1 TTL gate and CL = 100 pF.

Input Rise and Fall times: 20 ns.

Input Pulse Levels: 0.45 to 2.4V.

Timing Measurement Reference Level: 0.8V to 2.0V for inputs and outputs.

### SWITCHING WAVEFORMS



- 1. OE may be delayed up to tacc toe after the falling edge of CE without impact on tacc.

  2. top is specified from OE or CE, whichever occurs first.



## DC PROGRAMMING CHARACTERISTICS(1,2,3) (TA = +25°C ± 5°C)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage During Verify	Юн = −400 μА	2.4		٧
Vol	Output LOW Voltage During Verify	IoL = 2.1 mA		0.45	V
Vін	Input HIGH Voltage		2.0	Vcc + 0.5	٧
VIL	Input LOW Voltage (All Inputs)		-0.3	0.8	٧
Vн	A9 Auto Select Voltage		11.5	12.5	
lu	Input Current (All Inputs)	Vin = Vil. or Vih		10.0	μА
lcc	Vcc Supply Current (Program & Verify)			50	mA
lee .	VPP Supply Current	CE = VIL, OE = VIH		30	mA
Vcc	Supply Voltage		6.0	6.5	٧
VPP	Programming Voltage		12.5	13.0	V

## SWITCH PROGRAMMING CHARACTERISTICS(1,2,3) (TA = +25°C $\pm$ 5°C)

JEDEC	Std.			. •	
Symbol	Symbol	Parameter	Min.	Max.	Unit
tavel	tas	Address Setup Time	2		μs
<b>t</b> EHGL	tоен	OE/Vpp Hold Time	2		μs
tovel	tos	Data Setup Time	2		μs
tghax	tah	Address Hold Time	0		μs
tenox	tон	Data Hold Time	2		μs
tenaz	torp	CE HIGH to Output Float Delay	0	130	ns
tvps	tvps.	VPP Setup Time	2		μs
telen1	tpw	CE Program Pulse Width	95	105	μs
tvcs	tvcs	Vcc Setup Time	2		μs
<b>t</b> GLEL	<b>t</b> vr	OE/VPP Recovery Time	2		μs
telav	to∨	Data Valid from CE		150	ns


### Notes:

<sup>1.</sup> Vcc must be applied simultaneously or before VPP and removed simultaneously or after VPP.

<sup>2.</sup> When programming IS27C512, a 0.1 μF capacitor is required across VPP and ground to suppress spurious voltage transients which may damage the device.

<sup>3.</sup> Programming characteristics are sampled but not 100% tested at worst-case conditions.


## PROGRAMMING ALGORITHM WAVEFORM(1,2)



### Notes:

- 1. The timing reference level is 0.8V to 2V for inputs and outputs.
- 2. toe and topp are characteristics of the device but must be accommodated by the programmer.

## **PROGRAMMING FLOW CHART**



## **ORDERING INFORMATION**

Commercial Rangle: 0°C to +70°C

Speed (ns)	Order Part Number	Package
90	IS27C512-90W	600-mil Plastic DIP
90	IS27C512-90PL	PLCC - Plastic Leaded Chip Carrier
90	IS27C512-90CW	600-mil Ceramic DIP with window
90	IS27C512-90T	TSOP
120	IS27C512-12W	600-mil Plastic DIP
120	IS27C512-12PL	PLCC - Plastic Leaded Chip Carrier
120	IS27C512-12CW	600-mil Ceramic DIP with window
120	IS27C512-12T	TSOP
150	IS27C512-15W	600-mil Plastic DIP
150	IS27C512-15PL	PLCC - Plastic Leaded Chip Carrier
150	IS27C512-15CW	600-mil Ceramic DIP with window
150	IS27C512-15T	TSOP

## **ORDERING INFORMATION**

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part Number	Package
90	IS27C512-90WI	600-mil Plastic DIP
90	IS27C512-90PLI	PLCC - Plastic Leaded Chip Carrier
90	IS27C512-90CWI	600-mil Ceramic DIP with window
90	IS27C512-90TI	TSOP
120	IS27C512-12WI	600-mil Plastic DIP
120	IS27C512-12PLI	PLCC - Plastic Leaded Chip Carrier
120	IS27C512-12CWI	600-mil Ceramic DIP with window
120	IS27C512-12TI	TSOP
150	IS27C512-15WI	600-mil Plastic DIP
150	IS27C512-15PLI	PLCC - Plastic Leaded Chip Carrier
150	IS27C512-15CWI	600-mil Ceramic DIP with window
150	IS27C512-15TI	TSOP