

# HIGH-SPEED 1K x 9 DUAL-PORT STATIC RAM WITH BUSY

PRELIMINARY IDT7010S/L IDT70104S/L

## **FEATURES:**

· High-speed access

Military: 35/45/55/70ns (max.)Commercial: 25/35/45/55ns (max.)

Low-power operation
 IDT7010/70104S
 Active: 400mW (typ.)
 Standby: 7mW (typ.)
 IDT7010/70104L
 Active: 400mW (typ.)

Standby: 2mW (typ.)

Fully asynchronous operation from either port

 Each port has a 9-bit wide data path. The 9th bit could be used as the parity bit.

 MASTER IDT7010 easily expands data bus width to 18 bits or more using SLAVE IDT70104 chip.

On-chip port arbitration logic (IDT7010 only)

BUSY output flag on MASTER; BUSY input on SLAVE

Battery backup operation — 2V data retention

TTL compatible, signal 5V (±10%) power supply

· Available in popular hermetic and plastic packages

Military product compliant to MIL-STD-883, Class B

#### **DESCRIPTION:**

The IDT7010/IDT70104 are high-speed 1K X 9 dual-port static RAMs. The IDT7010 is designed to be used as a stand-

alone 9-bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT70104 "SLAVE" dual-port in 18-bit-ormore word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 18-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


Both devices provide two independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down feature controlled by CE permits the on-chip circuitry of each port to enter a very low standby power mode.

The devices utilize a 9-bit wide data path to allow for control/data and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking.

Fabricated using IDT's CEMOS™ high-performance technology, these devices typically operate on only 400mW of power at maximum access times as fast as 25ns. Low-power (L) versions offer battery backup data retention capability with each port typically consuming 200µW from a 2V battery.

The IDT7010/IDT70104 devices are packaged in 48-pin sidebrazed or plastic DIPs, 48-pin LCCs and 48-pin flatpacks. The military devices are processed 100% in compliance to the test methods of MIL-STD-883. Method 5004.


## **FUNCTIONAL BLOCK DIAGRAM**




MILITARY AND COMMERCIAL TEMPERATURE RANGES

SEPTEMBER 1990

## **PIN CONFIGURATIONS**





2651 drw 03

48-PIN LCC/FLATPACK **TOP VIEW** 

## ABSOLUTE MAXIMUM RATINGS(1)

| Symbol | Rating                                     | Com'l.       | Mil.        | Unit |
|--------|--|--------------|-------------|------|
| VTERM  | Terminal Voltage<br>with Respect<br>to GND | -0.5 to +7.0 | 0.5 to +7.0 | ٧    |
| Ta     | Operating<br>Temperature                   | 0 to +70     | -55 to +125 | °C   |
| TBIAS  | Temperature<br>Under Bias                  | -55 to +125  | -65 to +135 | °C   |
| Тѕтс   | Storage<br>Temperature                     | -55 to +125  | -65 to +150 | °C   |
| lout   | DC Output<br>Current                       | 50           | 50          | mA   |

NOTE:

2651 tbl 01 1. Stresses greater than those listed under ABSOLUTE MAXIMUM

RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## RECOMMENDED DC **OPERATING CONDITIONS**

| Symbol | Parameter         | Min.                | Тур. | Max. | Unit        |
|--------|-------------------|---------------------|------|------|-------------|
| Vcc    | Supply Voltage    | 4.5                 | 5.0  | 5.5  | <b>&gt;</b> |
| GND    | Supply Voltage    | 0                   | 0    | 0.0  | <b>V</b>    |
| ViH    | Input High Votage | 2.2                 | _    | 6.0  | <b>&gt;</b> |
| VIL    | Input Low Voltage | -0.5 <sup>(1)</sup> | _    | 0.8  | ٧           |

1. VIL (min.) = -3.0V for pulse width less than 20ns.

2661 tbi 02

## RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

| Grade      | Ambient Temperature | GND | Vcc        |
|------------|---------------------|-----|------------|
| Military   | -55°C to +125°C     | oV  | 5.0V ± 10% |
| Commercial | 0°C to +70°C        | ΟV  | 5.0V ± 10% |

2651 tbl 03

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V ± 10%)

|        |   |                             |      | 10S<br>04S |      | 10L<br>04L |      |
|--------|---|-----------------------------|------|------------|------|------------|------|
| Symbol | Parameter                               | Test Conditions             | Min. | Max.       | Min. | Max.       | Unit |
| [ILI]  | Input Leakage Current                   | Vcc = 5.5V, Vin = 0V to Vcc |      | 10         | _    | 5          | μА   |
| lLO    | Output Leakage Current                  | CE = VIH, VOUT = 0V to VCC  |      | 10         | 1    | 5          | μА   |
| Vol    | Output Low Voltage (I/Oo - I/Os), BUSY  | IOL = 4mA                   | _    | 0.4        | _    | 0.4        | <    |
| Vон    | Output High Voltage (I/Oc - I/Os), BUSY | lон = −4mA                  | 2.4  | _          | 2.4  | -          | ٧    |

2651 tbl 04

## DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(1)</sup> (Vcc = 5.0V ± 10%)

|        |  |   |         |        | 7010 2     |                     | 7010       | x 35       | 7010       | x 45       | 7010       |                  |            | x 70 <sup>(3)</sup> |      |
|--------|--|---|---------|--------|------------|---------------------|------------|------------|------------|------------|------------|------------------|------------|---------------------|------|
| l      |  | Test  |         |        | 70104      | x 25 <sup>(2)</sup> |            | 4 x 35     | 70104      |            | 70104      | x 55             | 70104      | x 70 <sup>(3)</sup> |      |
| Symbol | Parameter  | Condition   | Version | n      | Тур.       | Max.                | Тур.       | Max.       | Тур.       | Max.       | Тур.       | Max.             | Тур.       | Max.                | Unit |
| lcc    | Dynamic<br>Operating                                     | CE ≤ VIL<br>Outputs Open  | Mil.    | S      | 1          | 1                   | 80<br>80   | 300<br>220 | 75<br>75   | 290<br>210 | 70<br>70   | 285<br>205       | 65<br>65   | 275<br>200          | mA   |
|        | Current (Both Ports Active)                              | f = fMAX <sup>(4)</sup>   | Com'l.  | S<br>L | 75<br>75   | 260<br>190          | 75<br>75   | 250<br>180 | 75<br>75   | 245<br>170 | 70<br>70   | 235<br>160       | 1 1        | 1 1                 |      |
| fsB1   | Standby<br>Current (Both                                 | CEL and<br>CER ≥ VIH  | Mil.    | S<br>L | _          |                     | 25<br>25   | 80<br>60   | 25<br>25   | 80<br>60   | 25<br>25   | <b>8</b> 0<br>60 | 25<br>25   | 65<br>55            | mA   |
|        | Ports — TTL<br>Level Inputs)                             | f = fMAX <sup>(4)</sup>   | Com'l.  | S<br>L | 25<br>25   | 65<br>45            | 25<br>25   | 65<br>45   | 25<br>25   | 65<br>45   | 25<br>25   | 65<br>45         | 11         |                     |      |
| ISB2   | Standby<br>Current (Both                                 | CEL or<br>CEn ≥ VIH   | Mil.    | S<br>L | _          | _                   | 50<br>50   | 190<br>145 | 45<br>45   | 170<br>140 | 40<br>40   | 170<br>140       | 40<br>40   | 165<br>135          | mA   |
|        | Ports — TTL<br>Level Inputs)                             | Active Port Outputs Open, f = fMAX <sup>(4)</sup>                     | Com'l.  | S<br>L | 50<br>50   | 175<br>125          | 46<br>46   | 160<br>115 | 45<br>45   | 150<br>105 | 40<br>40   | 140<br>95        | 1 1        | -                   |      |
| ISB3   | Full Standby<br>Current (Both<br>Ports — All             | Both Ports CEL<br>and CER ≥<br>Vcc - 0.2V                             | Mil.    | S<br>L | _          | <u> </u>            | 1.2<br>0.4 | 30<br>10   | 1.0<br>0.2 | 30<br>10   | 1.0<br>0.2 | 30<br>10         | 1.0<br>0.2 | 30<br>10            | mA   |
|        | CMOS Level<br>Inputs)                                    | VIN ≥ VCC<br>- 0.2V or VIN<br>≤ 0.2V, f = 0 <sup>(5)</sup>            | Com'l.  | S<br>L | 1.2<br>0.4 | 15<br>5             | 1.0<br>0.4 | 15<br>5.0  | 1.0<br>0.2 | 15<br>5.0  | 1.0<br>0.2 | 15<br>5.0        | -          | 11                  |      |
| ISB4   | Full Standby<br>Current (One<br>Port — All<br>CMOS Level | One Port CEL<br>or CER ≥ Vcc<br>– 0.2V, VIN ≥<br>Vcc – 0.2V or        | Mil.    | S<br>L | _          | _                   | 47<br>44   | 170<br>130 | 45<br>42   | 160<br>125 | 40<br>35   | 155<br>120       | 40<br>35   | 150<br>115          | mA   |
|        | Inputs)  | Vin ≤ 0.2V<br>Active Port<br>Outputs Open,<br>f = fMax <sup>(4)</sup> | Com'l.  | S      | 50<br>46   | 155<br>120          | 45<br>42   | 142<br>110 | 45<br>42   | 132<br>100 | 45<br>42   | 127<br>95        |            | 1.1                 |      |

## NOTES:

- 1. "x" in part numbers indicates power rating (S or L).
- 2. 0°C to +70°C temperature range only.
- 3. -55°C to +125°C temperature range only.
- At f = fmax, address and data inputs (except Output Enable) are cycling at the maximum frequency of read cycle of 1/trc, and using "AC TEST CONDITIONS" of input levels of GND to 3V.
- 5. f = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.

2651 tbi 05


## DATA RETENTION CHARACTERISTICS (L Version Only)

|                     |                                      |  |        | 70                 | 10L/7010 | 14L  |      |
|---------------------|--------------------------------------|--|--------|--------------------|----------|------|------|
| Symbol              | Parameter                            | Test Condition                         |        | Min.               | Typ.(1)  | Max. | Unit |
| VDR                 | Vcc for Data Retention               |  |        | 2.0                |          | -    | V    |
| ICCDR               | Data Retention Current               | Vcc = 2.0V, <del>CE</del> ≥ Vcc - 0.2V | Mil.   |                    | 100      | 4000 | μА   |
|                     |                                      |  | Com'l. |                    | 100      | 1500 | μА   |
| tCDR <sup>(3)</sup> | Chip Deselect to Data Retention Time | VIN ≥ VCC - 0.2V or VIN ≤ 0.2V         |        | 0                  |          | 1    | ns   |
| tR <sup>(3)</sup>   | Operation Recovery Time              | ]                                      |        | tRC <sup>(2)</sup> | _        | _    | ns   |

#### NOTES:

- 1. VCC = 2V, TA = +25°C
- 2. tRC = Read Cycle Time
- 3. This parameter is guaranteed but not tested.

## **DATA RETENTION WAVEFORM**



2651 drw 04


2661tbi 06

## **AC TEST CONDITIONS**

| Input Pulse Levels            | GND to 3.0V          |
|-------------------------------|----------------------|
| Input Rise/Fall Times         | 5ns                  |
| Input Timing Reference Levels | 1.5V                 |
| Output Reference Levels       | 1.5V                 |
| Output Load                   | See Figures 1, 2 & 3 |

2651 tbl 07

2651 drw 05







Figure 2. Output Load (for tHZ, tLZ, tWZ, and tOW)



2651 drw 07

Figure 3. BUSY Output Load

\*Including scope and jig.


## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(5)</sup>

| •        |  |      | x 25 <sup>(2)</sup><br>x 25 <sup>(2)</sup> | 7010 x 35<br>70104 x 35 |      | 7010 x 45<br>70104 x 45 |      | 7010 x 55<br>70104 x 55 |      | 7010 x 70 <sup>(3)</sup><br>70104 x 70 <sup>(3)</sup> |      |      |
|----------|--|------|--|-------------------------|------|-------------------------|------|-------------------------|------|---|------|------|
| Symbol   | Parameter                                      | Min. | Max.                                       | Min.                    | Max. | Min.                    | Max. | Min.                    | Max. | Min.  | Max. | Unit |
| Read Cyc | le   |      |  |                         |      |                         |      |                         |      |   |      |      |
| tRC      | Read Cycle Time                                | 25   | _  | 35                      | _    | 45                      | 1    | 55                      |      | 70  |      | ns   |
| taa      | Address Access Time                            | T    | 25   | _                       | 35   |                         | 45   |                         | 55   | _   | 70   | ns   |
| tace     | Chip Enable Access Time                        | _    | 25   | _                       | 35   |                         | 45   |                         | 55   | _   | 70   | ns   |
| tage     | Output Enable Access Time                      | _    | 12   | _                       | 25   | _                       | 30   | _                       | 35   |   | 40   | ns   |
| ton      | Output Hold From Address Change                | 0    | -  | 0                       | -    | 0                       | +    | 0                       |      | 0   |      | ns   |
| tLZ      | Output Low Z Time <sup>(1, 4)</sup>            | 0    | -  | 0                       | _    | 0                       | _    | 0                       | _    | 0   |      | ns   |
| tHZ      | Output High Z Time <sup>(1, 4)</sup>           | T-   | 10   | —                       | 15   | <b>—</b>                | 20   | _                       | 30   | _   | 35   | ns   |
| tPU      | Chip Enable to Power Up Time <sup>(4)</sup>    | 0    |  | 0                       | _    | 0                       |      | 0                       | _    | 0   | _    | ns   |
| tPD      | Chip Disable to Power Down Time <sup>(4)</sup> | T =  | 50   | _                       | 50   |                         | 50   |                         | 50   | _   | 50   | ns   |


NOTES:

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2 and 3).
- 2. 0°C to +70°C temperature range only
- 3. -55°C to +125°C temperature range only
- 4. This parameter guaranteed but not tested.
- 5. "x" in part numbers indicates power rating (S or L).

## TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE<sup>(1, 2, 4)</sup>



## TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE(1, 3)



## NOTES:

- 1. R/W is high for Read Cycles.
- 2. Device is continuously enabled,  $\overline{CE} = VIL$
- 3. Addresses valid prior to or coincident with CE transition low
- 4. OE = VIL

2651 drw 10

2651tbl 08

## AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(7)</sup>

|           |   |      |          |      | 7010 x 35<br>70104 x 35 |      | x 45<br>l x 45 | 7010 x 55<br>70104 x 55 |      | 7010 x 70 <sup>(3)</sup><br>70104 x 70 <sup>(3)</sup> |      |      |
|-----------|---|------|----------|------|-------------------------|------|----------------|-------------------------|------|---|------|------|
| Symbol    | Parameter   | Min. | Max.     | Min. | Max.                    | Min. | Max.           | Min.                    | Max. | Min.  | Max. | Unit |
| Write Cyc | le  |      |          |      |                         |      |                |                         |      |   |      |      |
| twc       | Write Cycle Time <sup>(5)</sup>                     | 25   | <u> </u> | 35   | _                       | 45   | -              | 55                      |      | 70  | _    | ns   |
| tew       | Chip Enable to End of Write                         | 20   | _        | 30   | _                       | 35   |                | 40                      | _    | 50  | _    | ns   |
| taw       | Address Valid to End of Write                       | 20   | <b> </b> | 30   | _                       | 35   |                | 40                      | _    | 50  | _    | ns   |
| tas       | Address Set-up Time                                 | 0    |          | 0    | _                       | 0    | _              | 0                       | _    | 0   | _    | ns   |
| twp       | Write Pulse Width <sup>(6)</sup>                    | 20   |          | 30   | _                       | 35   | _              | 40                      | _    | 50  | _    | ns   |
| twn       | Write Recovery Time                                 | 0    | _        | 0    | _                       | 0    | _              | 0                       | _    | 0   | _    | ns   |
| tow       | Data Valid to End of Write                          | 12   |          | 20   | _                       | 20   |                | 20                      |      | 30  | _    | ns   |
| tHZ       | Output High Z Time <sup>(1, 4)</sup>                | _    | 10       |      | 15                      | _    | 20             | -                       | 30   | +   | 35   | ns   |
| tDH       | Data Hold Time                                      | 0    | _        | 0    | _                       | 0    |                | 0                       | _    | 0   | _    | ns   |
| twz       | Write Enabled to Output in High Z <sup>(1, 4)</sup> | _    | 10       | _    | 15                      | _    | 20             |                         | 30   | 1   | 35   | ns   |
| tow       | Output Active From End of Write <sup>(1, 4)</sup>   | 0    | _        | 0    | _                       | 0    |                | 0                       | _    | 0   | _    | ns   |

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2 and 3).
- 2. 0°C to +70°C temperature range only.
- 3. -55°C to +125°C temperature range only.
- 4. This parameter guaranteed but not tested.
- 5. For MASTER/SLAVE combination, two = tBAA + twp.
- Specified for OE at high (refer to "Timing Waveform of Write Cycle", Note 7).
   "x" in part numbers indicates power rating (S or L).

## CAPACITANCE (TA = +25°C, f = 1.0MHz)

| Symbol | Parameter <sup>(1)</sup> | Conditions | Max. | Unit |
|--------|--------------------------|------------|------|------|
| CIN    | Input Capacitance        | VIN = 0V   | 11   | ρF   |
| Cour   | Output<br>Capacitance    | VOUT = 0V  | 11   | pF   |


## NOTE:

2651 tbi 10


2651 tbl 09

<sup>1.</sup> This parameter is determined by device characterization but is not production tested.

## TIMING WAVEFORM OF WRITE CYCLE NO. 1, $(R/\overline{W}$ CONTROLLED TIMING) $^{(1, 2, 3, 7)}$



## TIMING WAVEFORM OF WRITE CYCLE NO. 2, $(\overline{CE}\ CONTROLLED\ TIMING)^{(1,\ 2,\ 3,\ 5)}$



2651 drw 12

#### NOTES:

1. R/W must be high during all address transitions.

- A write occurs during the overlap (tew or twp) of a low CE and a low R/W.
   twn is measured from the earlier of CE or R/W going high to the end of the write cycle.
   During this period, the I/O pins are in the output state and input signals must not be applied.
   If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
   Transition is measured ±500mV from steady state with a 5pF load (cluding scope and jig).
- 7. If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of twp or twz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If OE is high during as R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twe.

## **AC ELECTRICAL CHARACTERISTICS OVER THE** OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE<sup>(8)</sup>

|                                       |  |      | x 25 <sup>(1)</sup><br>x 25 <sup>(1)</sup> |      | 01 x 35<br>05 x 35 |      | 01 x 45<br>05 x 45 | 70101 x 55<br>70105 x 55 |        | 70101<br>70105 | x 70 <sup>(2)</sup><br>x 70 <sup>(2)</sup> |      |
|---------------------------------------|--|------|--|------|--------------------|------|--------------------|--------------------------|--------|----------------|--|------|
| Symbol                                | Parameter  | Min. | Max.                                       | Min. | Max.               | Min. | Max.               | Min.                     | Max.   | Min.           | Max.                                       | Unit |
| Busy Timing (For Master IDT7010 Only) |  |      |  |      |                    |      |                    |                          |        |                |  |      |
| tBAA                                  | BUSY Access Time to Address                        | T    | 25   |      | 35                 | _    | 35                 |                          | 45     | _              | 45   | ns   |
| tBDA                                  | BUSY Disable Time to Address                       | _    | 20   |      | 30                 | _    | 35                 | _                        | 40     | _              | 40   | ns   |
| tBAC                                  | BUSY Access Time to Chip Enable                    | _    | 20   | _    | 30                 | _    | 30                 | _                        | 35     | _              | 35   | ns   |
| tBDC                                  | BUSY Disable Time to Chip Enable                   | -    | 20   |      | 25                 |      | 25                 |                          | 30     | _              | 30   | ns   |
| twdd                                  | Write Pulse to Data Delay <sup>(3)</sup>           |      | 50   | _    | 60                 | _    | 70                 |                          | 80     | _              | 95   | ns   |
| tDDD                                  | Write Data Valid to Read Data Delay(3)             |      | 35   | _    | 45                 | _    | 55                 |                          | 65     | _              | 80   | ns   |
| taps                                  | Arbitration Priority Set-up Time <sup>(4)</sup>    | 5    |  | 5    |                    | 5    | _                  | 5                        |        | 5              | _  | ns   |
| tBDD                                  | BUSY Disable to Valid Data <sup>(5)</sup>          | _    | Note 5                                     | _    | Note 5             | _    | Note 5             | _                        | Note 5 | _              | Note 5                                     | ns   |
| Busy Inp                              | ut Timing (For Slave IDT70104 Only)                | •    |  |      |                    |      |                    |                          |        |                |  |      |
| twB                                   | Write to BUSY Input <sup>(6)</sup>                 | 0    |  | 0    | _                  | 0    |                    | 0                        | _      | 0              | _  | ns   |
| twH                                   | Write Hold After BUSY <sup>(2)</sup>               | 15   | _  | 20   | _                  | 20   | _                  | 20                       | _      | 20             | _  | ns   |
| twdd                                  | Write Pulse to Date Delay <sup>(9)</sup>           |      | 50   | _    | 60                 | -    | 70                 | _                        | 80     | -              | 95   | ns   |
| tDDD                                  | Write Data Valid to Read Data Delay <sup>(9)</sup> | -    | 35   | _    | 45                 |      | 55                 | _                        | 65     |                | 80   | ns   |


NOTES:

2651 tol 11

- 1. 0°C to +70°C temperature range only 2. -55°C to +125°C temperature range only
- Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Wavelorm of Read With BUSY (For MASTER IDT7010 only)".
   To ensure that the earlier of the two ports wins
- 5. tabb is a calculated parameter and is the greater of 0, twoo two (actual) or toob + tow (actual)
- 6. To ensure that a write cycle is inhibited during contention
- 7. To ensure that a write cycle is completed after contention
- 8. "x" in part numbers indicates power rating (S or L)
- 9. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY Port-to-port Delay (For SLAVE IDT70104 only)"

7.3

## TIMING WAVEFORM OF READ WITH BUSY<sup>(1, 2, 3)</sup> (FOR MASTER IDT7010 ONLY)



NOTES:


1. To ensure that the earlier of the two ports wins.

2. Write Cycle parameters should be adhered to, in order to ensure proper writing

3. Device is continuously enabled for both ports.

4. OE at LOW for the reading port.

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY<sup>(1, 2, 3)</sup>
(FOR SLAVE IDT70104 ONLY)




NOTES:

- 1. Assume BUSY input at HIGH for the writing port, and OE at LOW for the reading port.
- 2. Write Cycle parameters should be adhered to, in order to ensure proper writing.

3. Device is continuously enabled for both ports.


## TIMING WAVEFORM OF WRITE WITH BUSY INPUT (FOR SLAVE IDT70104 ONLY)




2651 drw 15

## TIMING WAVEFORM OF CONTENTION CYCLE NO. 1. CE ARBITRATION

## CEL Valid First:




## CER Valid First:




## TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION<sup>(1)</sup>

#### Left Address Valid First:



## Right Address Valid First:



NOTE: 1.  $\overline{CE}L = \overline{CE}R = VIL$ 

#### FUNCTIONAL DESCRIPTION

The IDT7010/70104 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7010/70104 has an automatic power down feature controlled by  $\overline{CE}$ . The  $\overline{CE}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{CE}$  high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{OE}$ ). In the read mode, the port's  $\overline{OE}$  turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table I

## ARBITRATION LOGIC, FUNCTIONAL DESCRIPTION

The arbitration logic will resolve an address match or a chip enable match to 5ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The BUSY flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's BUSY flag. BUSY is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the operation is invalid for the port that has BUSY set LOW. The delayed port will have access when BUSY goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before  $\overline{CE}$ , on-chip control logic arbitrates between  $\overline{CE}$ L and  $\overline{CE}$ R for access; or (2) if the  $\overline{CE}$ s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table II). In either mode of arbitration, the delayed port's  $\overline{BUSY}$  flag is set and will reset when the port granted access completes its operation.

## DATA BUS WIDTH EXPANSION, MASTER/SLAVE DESCRIPTION


Expanding the data bus width to eighteen-or-more-bits in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSYL while another activates its BUSYR signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid this "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMs in width, the writing of the SLAVE RAMs must be delayed, until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inherited due to BUSY from the MASTER.

## 18-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS



NOTE:

1. No arbitration in IDT70104 (SLAVE). BUSY-IN inhibits write in IDT70104 (SLAVE).

11

## TRUTH TABLES

## **TABLE I. NON-CONTENTION READ/WRITE** CONTROL (4)

| L   | Left or Right Port <sup>(1)</sup> |    |         |   |
|-----|-----------------------------------|----|---------|---|
| R/W | CE                                | ŌĒ | Do–8    | Function  |
| X   | I                                 | X  | Z       | Port Disabled and in Power<br>Down Mode, ISB2 or ISB4 |
| X   | Н                                 | Х  | Z       | CER = CEL = H, Power Down<br>Mode, ISB1 or ISB3       |
| L   | L                                 | Х  | DATAIN  | Data on Port Written Into Memory <sup>(2)</sup>       |
| Н   | L                                 | ٦  | DATAout | Data in Memory Output on Port <sup>(3)</sup>          |
| Ŧ   | L                                 | Н  | Z       | High Impedance Outputs                                |

NOTES:

2651 tbl 12

1. AOL - A9L ≠ AOR - A9R
2. If BUSY = L, data is not written.
3. If BUSY = L, data may not be valid, see twoo and toop timing.

4. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE

## TABLE II. ARBITRATION(1)

| Left Port  |             | Right Port |             | Flags |       |                      |
|--|-------------|------------|-------------|-------|-------|----------------------|
| CEL  | Aol – Agl   | CER        | Aon – Agr   | BUSYL | BUSYR | Function             |
| Н  | Х           | н          | х           | Н     | н     | No Contention        |
| L  | Any         | н          | X           | Н     | H     | No Contention        |
| н  | X           | L          | Any         | Н     | Н     | No Contention        |
| L  | ≠ A0R - A9R | L          | ≠ Aol - A9L | н     | H     | No Contention        |
| Address Arbitration With CE Low Before Address Match |             |            |             |       |       |                      |
| L  | LV5R        | L          | LV5R        | Н     | L     | L-Port Wins          |
| L  | RV5L        | L          | RV5L        | L     | н     | R-Port Wins          |
| Ĺ  | Same        | L          | Same        | Н     | L     | Arbitration Resolved |
| L  | Same        | L          | Same        | L     | н     | Arbitration Resolved |
| CE Arbitration With Address Match Before CE          |             |            |             |       |       |                      |
| LL5R   | = A0R - A9R | LL5R       | = AoL - A9L | н     | L     | L-Port Wins          |
| RL5L   | = A0R - A9R | RL5L       | = AoL A9L   | L     | Н     | R-Port Wins          |
| LW5R   | - AoR - A9R | LW5R       | = AoL - A9L | н     | L     | Arbitration Resolved |
| LW5R   | = Aor - Agr | LW5R       | = Aol - Agl | L     | Н     | Arbitration Resolved |

#### NOTES:

1. X = DON'T CARE, L = LOW, H = HIGH

LV5R = Left Address Valid ≥ 5ns before right address.


RV5L = Right Address Valid ≥ 5ns before left address.

Same = Left and Right Addresses match within 5ns of each other.

Same = Left and Aight Addresses match with his of each LLSR = Left ĈE = LOW > 5ns before Right ĈE. RLSL = Right ĈE = LOW ≥ 5ns before Left ĈE. LW5R = Left and right ĈE = LOW within 5ns of each other.

2651 thi 13

## **ORDERING INFORMATION**



2651 drw 20