


# MIL-STD-1553 SINGLE & DUAL CHANNEL 5-VOLT TRANSCEIVERS FC1553 9 SERIES

The CMAC FC15539 is a complete data bus transmitter and receiver hybrid, driven from a single 5V supply. The device conforms to MIL-STD-1553B, and is screened to the requirements of MIL-STD-883 and BS9450 (CECC 63000).



- SINGLE RAIL OPERATION
- LOW POWER DISSIPATION
- RECEIVER OUTPUT LOGIC OPTIONS FOR ENCODER/DECODER COMPATIBILITY
- THIRD-ORDER BALANCED RECEIVER INPUT FILTERING
- ENHANCED INPUT LOGIC TRACKING AND FAULT PROTECTION
- SHORT CIRCUIT PROTECTION OF TRANSMITTER OUTPUTS




Fig. 1 Block Schematic  
 \* All 'GND' and 'CASE' pins must be connected together externally.

CMAC  
 \*CMACS00048\*



**GENERAL DESCRIPTION**

**(a) Receiver**

The Receiver Input accepts Manchester II encoded bipolar data as differential signals 'RXDATAIN' and 'RXDATAIN', taken from the 0 Volt Centre-tapped transformer.

The Receiver Outputs, 'RXLOGICOUT' and 'RXLOGICOUT' represent excursions of the differential-mode input signal beyond balanced positive and negative thresholds, and are compatible with standard TTL logic levels.

**(b) Transmitter**

The Transmitter Input accepts Biphase Manchester II encoded signals – 'TXLOGICIN' and 'TXLOGICIN' – and an inhibit signal 'TXINHIBIT' at standard TTL logic levels. In conjunction with the fault isolation resistors, termination resistors and bus transformers specified in fig. 4, a nominal 7.5V Bipolar Manchester II signal is produced on the bus (point 'a').

**NOTE:**

The transceiver channels of the dual-channel device are isolated, and have separate Vcc and ground pins.

**RECEIVER DETAIL**

• **Filtering and Differential Processing**

'RXDATAIN' and 'RXDATAIN' pass through a balanced third-order low-pass filter to reduce the effects of line-reflections and to improve the signal-to-noise ratio: the signals are limited to acceptable voltage levels. Common-mode performance is enhanced by fully balanced processing of 'RXDATAIN' and 'RXDATAIN'.

• **RXDISABLE Pin (Receiver Strobe)**

LOGIC '0' applied to 'RXDISABLE' disables the receiver

and returns 'RXLOGICOUT' and 'RXLOGICOUT' to their quiescent state.

The receiver is enabled by disconnecting, or applying logic '1' to 'RXDISABLE'.

• **Encoder-Decoder Compatibility Options**

Transceivers are available with quiescent low or quiescent high versions of 'RXLOGICOUT' and 'RXLOGICOUT'.

**TRANSMITTER DETAIL**

• **Input Logic Tracking**

To optimise transmitter operation, the input logic decoder tracks the crossover points of 'TXLOGICIN' and 'TXLOGICIN'. A small deadband ensures transmission is inhibited if the inputs are 'shorted' together by a logic or interconnect fault.

• **Inhibit Generation and Transmitter Driver Protection**

With 'TXINHIBIT' disconnected, or connected to Logic '1', transmission is inhibited regardless of the condition of 'TXLOGICIN' or 'TXLOGICIN'.

Logic '0' applied to 'TXINHIBIT' results in transmission being inhibited under the following conditions only:

- 'TXLOGICIN' and 'TXLOGICIN' are at the same logic level
- 'TXLOGICIN' and 'TXLOGICIN' are shorted together
- Supply voltage falls below approximately 4V
- Case temperature exceeds approximately 175°C: (optional feature)

Symbol.	Parameter	Min	Typ	Max	Unit
<b>GENERAL</b>					
V <sub>CC</sub>	Supply Voltage Range	+4.5		+5.5	V
T <sub>CO</sub>	Operating Case Temperature Range	–55		+125	°C
T <sub>CS</sub>	Storage Temperature Range	–55		+150	°C
<b>LOGIC INPUTS</b>					
V <sub>IH</sub>	High Level Input Voltage	+2		+7	V
V <sub>IL</sub>	Low Level Input Voltage	0		+1	V
<b>LOGIC OUTPUTS</b>					
I <sub>OH</sub>	High Level Output Current			+0.2	mA
I <sub>OL</sub>	Low Level Output Current	–8			mA

Table 1 Recommended Operating Conditions

<b>LOGIC INPUTS</b>					
I <sub>IH</sub>	High Level Input Current			+0.02	mA
I <sub>IL</sub>	Low Level Input Current	–1			mA
<b>LOGIC OUTPUTS</b>					
V <sub>OH</sub>	High Level Output Voltage	+2.4			V
V <sub>OL</sub>	Low Level Output Voltage			+0.5	V

Table 2 Resulting Electrical Characteristics






Fig. 2 Test Circuit for Transmit Amplitude and Offset

### POWER, THERMAL AND SUPPLY DATA

Symbol	Parameter	Duty Cycle	Min	Typ	Max	Unit	Notes
$I_{CC}$	Supply Current ( $4.5V < V_{CC} < 5.5V$ )			30	45	mA	
			25%	160	220	mA	
			100%	550	650	mA	
$P_{CR}$	THERMAL DATA Power dissipation of most critical device on hybrid	100%		200	300	mW	
				85	100	°C/W	
$\theta_{JC}$	Junction-case thermal resistance of most critical device on hybrid			30		°C/W	
$\theta_{CA}$	Case-ambient thermal resistance (temperature rise of case above ambient, per Watt internal dissipation - Fig. 3)				100	%	
$\delta_{125}$	Maximum allowable transmission duty cycle at case temperature 125°C						

Table 5 Power, Thermal and Supply Current Data

NOTE: The above data corresponds to one transceiver channel only and does not include the standby current or power dissipation of the idle channel circuitry in the dual channel device.




Fig. 3 Hybrid Internal Power Dissipation (Typical) for  $V_{CC} = 5.0V$

## RECOMMENDED APPLICATION PRECAUTIONS

### (a) DECOUPLING

Decouple V<sub>cc</sub> to ground, close to the hybrid, with a >10 $\mu$ F tantalum capacitor in parallel with a 100nF ceramic bypass capacitor.

NOTE: Peak transmission current drawn from V<sub>cc</sub> is 550mA.

### (b) PCB LAYOUT

- Full PCB ground-planing is recommended.
- It is good practice to ensure connections from encoder/decoder to 'TXLOGICIN', 'TXLOGICIN' and 'TXINHIBIT' are as short as possible and of balanced length, shape and area. Optimum results are obtained when these signals have minimum rise/fall times and minimum differential delays.

- Connections between 'TXDATAOUT' and the centre tapped transformer should be designed to:

- Withstand peak transmission currents at required operating duty cycles
- Minimise added series inductance
- Ensure tracking capacitance in conjunction with transceiver and transformer impedances does not reduce overall input impedance below the value stated in MIL-STD-1553B.

These connections should also be balanced in terms of length, shape and area.

## PIN CONFIGURATION

### Single Channel

Pin number	Function
1	TXDATAOUT
2	$\overline{\text{TXDATAOUT}}$
3	CASE
4	n.c.
5	n.c.
6	n.c.
7	RXLOGICOUT
8	$\overline{\text{RXDISABLE}}$
9	GND
10	$\overline{\text{RXLOGICOUT}}$
11	n.c.
12	n.c.
13	n.c.
14	n.c.
15	RXDATAIN
16	$\overline{\text{RXDATAIN}}$
17	n.c.
18	GND
19	n.c.
20	V <sub>cc</sub> (+5V)
21	TXINHIBIT
22	TXLOGICIN
23	$\overline{\text{TXLOGICIN}}$
24	n.c.

### Dual Channel

Pin number	Channel	Function	Pin number	Channel	Function
1	1	TXDATAOUT	19	2	n.c.
2	1	$\overline{\text{TXDATAOUT}}$	20	2	$\overline{\text{RXDATAIN}}$
3	1	n.c.	21	2	$\overline{\text{RXDATAIN}}$
4	1	n.c.	22	2	GND
5	1	$\overline{\text{RXLOGICOUT}}$	23	2	n.c.
6	1	$\overline{\text{RXDISABLE}}$	24	2	V <sub>cc</sub> (+5V)
7	1	GND	25	2	TXINHIBIT
8	1	$\overline{\text{RXLOGICOUT}}$	26	2	TXLOGICIN
9	1	CASE	27	2	$\overline{\text{TXLOGICIN}}$
10	2	TXDATAOUT	28	1	n.c.
11	2	$\overline{\text{TXDATAOUT}}$	29	1	$\overline{\text{RXDATAIN}}$
12	2	n.c.	30	1	$\overline{\text{RXDATAIN}}$
13	2	n.c.	31	1	GND
14	2	RXLOGICOUT	32	1	n.c.
15	2	$\overline{\text{RXDISABLE}}$	33	1	V <sub>cc</sub> (+5V)
16	2	GND	34	1	TXINHIBIT
17	2	$\overline{\text{RXLOGICOUT}}$	35	1	TXLOGICIN
18	2	n.c.	36	1	$\overline{\text{TXLOGICIN}}$

Table 6 Pin Configurations




Fig. 4 Transceiver to bus connection diagram




Fig. 5 Typical transmitter waveforms




Fig. 6 Typical receiver waveforms

Product Number†	Options							Transformer Part Number
	Power Rails	Single Channel	Dual Channel	Receiver Output options		Transformation Ratio (transceiver side : stub side)		
	+5V only			Quiescent Low	Quiescent High	Isolation Transformer	Direct Coupling Transformer	
FC155391	•	•		•		0.67:1	0.47:1	FC1553TI (5V)
FC155392	•	•			•	0.67:1	0.47:1	FC1553TI (5V)
FC1553921	•		•	•		0.67:1	0.47:1	FC1553TI (5V)
FC1553922	•		•		•	0.67:1	0.47:1	FC1553TI (5V)
FC155393	•	•		•		0.57:1	0.40:1	FC1553TI (5VX)
FC155394	•	•		•		0.57:1	0.40:1	FC1553TI (5VX)
FC1553923	•		•	•		0.57:1	0.40:1	FC1553TI (5VX)
FC1553924	•		•		•	0.57:1	0.40:1	FC1553TI (5VX)


Table 7 Selection Guide

† Add 'FP' suffix to Product Number for 'Flatpack' package  
 Note: For MIL-STD-1553A Applications, refer to Supplier.

### 24-PIN SOLID SIDEWALL PACKAGE

REF	MIN	NOM	MAX
D			33.00 (1.300)
E			20.00 (0.790)
A			5.00 (0.190)
L	6.09 (0.240)		6.61 (0.260)
Øb	0.41 (0.016)		0.51 (0.020)
e		2.54 (0.100)	
e1		15.24 (0.600)	
Z			2.20 (0.087)
Z1			2.23 (0.088)

1 index mark indicates position of terminal No. 1




All dimensions in mm (inches) First Angle Projection

Fig. 8 Mechanical Outline (Single Channel)

### 36-PIN SOLID SIDEWALL PACKAGE

REF	MIN	NOM	MAX
D			48.26 (1.900)
E			19.95 (0.785)
A			5.08 (0.200)
L	6.09 (0.240)		6.61 (0.260)
Øb	0.38 (0.015)		0.51 (0.020)
e		2.54 (0.100)	
e1		15.24 (0.600)	
Z			2.80 (0.110)
Z1			2.48 (0.097)

1 index mark indicates position of terminal No. 1




All dimensions in mm (inches) First Angle Projection

Fig. 9(a) Mechanical Outline (Dual Channel) – DIP

### 36-PIN FLATPACK

REF	MIN	NOM	MAX
e		2.54 (0.10)	
E		19.68 (0.775)	19.94 (0.785)
D	47.88 (1.885)	48.13 (1.895)	48.40 (1.905)
A		3.43 (0.135)	
Z		2.48 (0.098)	
b	0.304 (0.012)		0.456 (0.018)
c	0.20 (0.008)	0.25 (0.010)	0.30 (0.012)
Q		1.525 (0.060)	
HE	45.0 (1.77)		

1 index mark indicates position of terminal No. 1



All dimensions in mm (inches) First Angle Projection

Fig. 9(b) Mechanical Outline (Dual Channel) – Flatpack




Fig. 8 Quality Conformance

All information contained herein is given in good faith, but unless we have given the user written confirmation of product suitability we can accept no liability regarding the particular application for which the product is intended.

C-MAC reserves the right to make changes to the product described in this data sheet to improve performance, reliability or manufacturability.

**Product Safety**  
 Operation outside the stated ratings may result in premature failure or safety hazard. Product safety information is available on request.

