2Kbit, 4Kbit, 8Kbit and 16Kbit Serial I²C Bus EEPROM

DESCRIPTION

The CW24C02/04/08/16 is Electrically Erasable PROM. The device is organized as one block of 256/512/1024/2048 x 8-bit memory with 2-wire serial interface. Low-voltage design permits operation down to 1.8V, with standby and active currents of only 1 μ A and 1mA respectively. The CW24C02/04/08/16 also has a page write capability for up to 8/16/16/16 bytes of data.

FEATURES

- Wide Voltage Operation Vcc= 1.8V to 5.5V
- Low-power technology
 - 1mA Active Current Typical
 - 1µA Standby Current Typical
- Internally Organized:
 - CW24C02, 256 X 8 (2K bits)
 - CW24C04, 512 X 8 (4K bits)
 - CW24C08, 1024 X 8 (8K bits)
 - CW24C16, 2048 X 8 (16K bits)
- Two-wire Serial Interface, Fully I2C Bus Compatible
- 1 MHz (5V), 400 kHz (1.8V, 2.5V, 2.7V) Compatibility
- Schmitt Trigger Inputs for Noise Suppression
- Write Protect Pin for Hardware Data Protection
- Self-timed Write Cycle (5 ms max)
- Byte and Multi-byte Write
- Page Write, 8-byte Page (CW24C02), 16-byte Page (CW24C04/08/16) (Top View)
- Byte, Random and Sequential Read Mode
- Automatic Address Incrementing
- ESD protection > 2.5KV
- High-reliability
 - Endurance: 1 Million Write Cycles
 - Data Retention: 100 Years
- DIP8L, SOP8L, TSSOP8 and DFN8 Packages
- Pb-free finish available, RoHS compliant

APPLICATIONS

- Intelligent Instrument
- Industrial Controller
- Household Appliance
- Automotive Electronics
- Computer/Notebook
- Communication



PIN CONFIGURATION

A0 🗖	1 0	8	Vcc
A1 🗖	² C02	7	U WP
A2 🗖	3	6	SCL
GND 🗖	4	5	SDA

		_	
	1 O	8	Vcc
A1 🗖	² C04	7	U WP
A2 🗖	3	6	SCL
GND 🗖	4	5	SDA

	1(0	8	□ V _{cc}
NC 🗖	2	<u> </u>	7	U WP
A2 🗖	3	C08	6	SCL
GND 🗖	4		5	SDA

NC	1 O	8	Vcc
NC	2	7	U WP
NC	3 C16	6	SCL
GND 🗖	4	5	SDA

2Kbit, 4Kbit, 8Kbit and 16Kbit Serial I²C bus EEPROM

ORDERING INFORMATION

Temperature Range	Package		Orderable Device	Package Qty.	
	DIP8L SOP8L	DIP8L		CW24CXXP	50 Units/Tube
		Pb-Free	CW24CXXD	100 Units/Tube	
-40°C to +85°C			CW24CXXDR	3000 Units/R&T	
	TSSOP8		CW24CXXT	4000 Units/R&T	
	DFN8		CW24CXXF	3000 Units/R&T	

XX=02/04/08/16

BLOCK DIAGRAM




Figure 1. Block Diagram



ABSOLUTE MAXIMUM RATINGS

(Maximum Ratings are those values beyond which damage to the device may occur.)

Parameter	Symbol	Value	Unit
DC Supply Voltage	Vcc	-0.3 to +6.5	V
DC Input Voltage	Vin	-0.3 to Vcc +0.3	V
DC Output Voltage	Vout	-0.3 to Vcc +0.3	V
Storage Temperature	Тѕтс	-65 to +150	°C
Electrostatic Discharge Voltage (Human Body model)	Vesd	2500	V
Electrostatic Discharge Voltage (Machine model)	VESD	200	V

RECOMMENDED OPERATING CONDITIONS

(Functional operation should be restricted to the Recommended Operating Conditions.)

Parameter	Symbol	Min	Мах	Unit
DC Supply Voltage	Vcc	1.8	5.5	V
Operating Temperature	TA	-40	+85	°C



CAPACITANCE

(Applicable over recommended operating range from $T_A = 25^{\circ}C$, f = 1.0 MHz, Vcc = +1.8V)

Parameter	Symbol	Test Conditions	Min	Мах	Unit
Input/Output Capacitance (SDA)	Cı/o	$V_{I/O} = 0V$		8	pF
Input Capacitance (A0, A1, A2, SCL)	CIN	$V_{IN} = 0V$		6	pF

DC ELECTRICAL CHARACTERISTICS

(Applicable over recommended operating range from: $T_A = -40^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = +1.8V$ to +5.5V,unless otherwise noted)

Parameter	Symbol	Г	Test Conditions		Тур	Мах	Unit
Supply Current	lcc	Vcc =5V	Read at 100kHz		0.4	1.0	mA
Supply Sullent		VCC - J V	Write at 100kHz		2.0	3.0	mA
Standby Current	lsв	VIN = VCC	or GND			1.0	μA
Input Leakage Current	ILI	VIN = VCC	VIN = Vcc or GND			3.0	μA
Output Leakage Current	Ilo	Vout = Vo	Vout = Vcc or GND		0.05	3.0	μA
Input Low Level	VIL			-0.6		Vcc×0.3	V
Input High Level	VIH			Vcc×0.7		Vcc+0.5	V
	Vol3	Vcc =5.0\	Vcc =5.0V, IoL = 3.0 mA			0.4	V
Output Low Level	Vol2	Vcc =3.0V, Io∟ = 2.1 mA				0.4	V
	Vol1	Vcc =1.8\	Vcc =1.8V, lo∟ = 0.15 mA			0.2	V

AC ELECTRICAL CHARACTERISTICS

(Applicable over recommended operating range from $T_A = -40^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = +1.8V$ to +5.5V, $C_L = 100$ pF,unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
Clock Frequency SCI	fscl -	Vcc =1.8V			400	kHz	
Clock Frequency, SCL	ISCL -	Vcc =5V			1000	KIIZ	
Clock Pulse Width Low	tLOW	Vcc =1.8V	1.2				
	LOW	Vcc =5V	0.6			μs	
Clock Pulse Width High	thigh –	Vcc =1.8V	0.6			μs	
	CINGIT	Vcc =5V	0.4				
Noine Suppression Time	4.	Vcc =1.8V			50		
Noise Suppression Time	tı -	Vcc =5V			40	ns	
Clock Low to Data Out Valid	taa	Vcc =1.8V	0.05		0.9	116	
		Vcc =5V	0.05		0.55	- µs	
Time the bus must be free before a new transmission	teur -	Vcc =1.8V	1.2			116	
can start		Vcc =5V	0.5			μs	



September. 2007

AC ELECTRICAL CHARACTERISTICS(CONTINUED)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Start Hold Time	thd.sta	Vcc =1.8V	0.6			116
		Vcc =5V	0.25			- µs
Start Setup Time	tsu.sta	Vcc =1.8V	0.6			_ μs
		Vcc =5V	0.25			μυ
Data In Hold Time	thd.dat		0			μs
Data In Setup Time	tsu.dat		100			ns
Inputs Rise Time	tR				300	ns
Inputs Fall Time	t⊧ –	Vcc =1.8V			300	ns
		Vcc =5V			100	
Stop Setup Time	tsu.sto	Vcc =1.8V	0.6			
	130.310	Vcc =5V	0.25			- µs
Data Out Hold Time	tон		50			ns
Write Cycle Time	twr				5	ms





Figure 2. Bus Timing



NOTE 1. The write cycle time twR is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.

Figure 3. Write Cycle Timing



September. 2007

PIN DESCRIPTION

No.	Name	Function Description
		Address input. The A2, A1 and A0 pins are device address inputs.
1	A0	The CW24C02 uses the A2, A1 and A0 inputs for hard wire addressing and a total of eight CW24C02 devices may be addressed on a single bus system (device addressing is discussed in detail under the Device Addressing section).
2	A1	The CW24C04 uses the A2 and A1 inputs for hard wire addressing and a total of four CW24C04 devices may be addressed on a single bus system. The A0 pin is a no connect and can be connected to GND.
		The CW24C08 only uses the A2 input for hardwire addressing and a total of two CW24C08 devices may be addressed on a single bus system. The A0
	40	and A1 pins are no connects and can be connected to GND.
3	A2	The CW24C16 does not use the device address pins, which limits the number of devices on a single bus to one. The A0, A1 and A2 pins are no connects and can be connected to GND.
5	SDA	Serial address and data I/O. The SDA pin is bi-directional for serial data transfer. It is an open-drain device, therefore the SDA bus requires a pull-up resistor to V_{CC} (typical 10k Ω).
6	SCL	Serial clock input. The SCL input is used to synchronize the data transfer to and from each EEPROM device. It's positive edge clock data into the device and negative edge clock data out of the device.
7	WP	Write protect. The WP pin that provides hardware data protection. The WP pin allows normal read/write operations when connected to ground (GND). When the WP pin is connected to Vcc, the write protection feature is enabled and read only.
4	GND	Circuit ground pin.
8	Vcc	Positive supply voltage.

MEMORY ORGANIZATION

Device	Total bits	Total pages	Bytes per page	Word address
CW24C02	2K	32	8	8-bit
CW24C04	4K	32	16	9-bit
CW24C08	8K	64	16	10-bit
CW24C16	16K	128	16	11-bit



DETAILED OPERATING INFORMATION

I²C DATA BUS AND TRANSMISSION PROTOCOL

I²C-Bus Interface

The CW24CXX supports I²C-bus transmission protocol. The I²C-bus is a bidirectional, two-line communication interface. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. A typical bus configuration using this 2-wire protocol is show in Figure 4.





Figure 4. Typical 2-Wire Bus Configuration

A device that sends data onto the bus is defined as a transmitter and a device receiving data as a receiver. The device that controls the message is called a master. The devices that are controlled by the master are referred to as slaves. The master device generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions. The CW24CXX operates as a slave on the I²C-bus.

Data transfer may be initiated only when the bus is not busy (Both data and clock lines remain HIGH). Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions is not limited, and is determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth bit.

Start and Stop Conditions

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the START condition(S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P), see Figure 5.







September. 2007 Rev 1.1

DETAILED OPERATING INFORMATION(CONTINUED)

Bit Transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a control signal, as shown in Figure 6.




Figure 6. Bit Transfer

Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse which is associated with this acknowledge bit (see Figure 7).




Figure 7. Acknowledge on the I²C bus

The device that acknowledges must pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse (set-up and hold times must be taken into consideration). A master receiver must signal an end of data to the transmitter by not generating an acknowledgement on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.



September. 2007

DETAILED OPERATING INFORMATION(CONTINUED)

DEVICE ADDRESSING

The EEPROM devices all require an 8-bit device address word following a start condition to enable the chip for a read or write operation (see to Figure 8).

The device address word consists of a mandatory "1", "0" sequence for the first four most significant bits as shown. This is common to all the Serial EEPROM devices.

The next 3 bits are the A2, A1 and A0 device address bits for the CW24C02. These 3 bits must compare to their corresponding hardwired input pins.

The CW24C04 only uses the A2 and A1 device address bits with the third bit being a memory page address bit. Two device address bits must compare to their corresponding hardwired input pins. The A0 pin is no connected.

The CW24C08 only uses the A2 device address bit with the next 2 bits being for memory page addressing. The A2 bit must compare to its corresponding hard-wired input pin. The A1 and A0 pins are no connected.

The CW24C16 does not use any device address bits but instead the 3 bits are used for memory page addressing.

These page addressing bits on the CW24C04/08/16 devices should be considered the most significant bits of the data word address which follows. The A0, A1 and A2 pins are no connected.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon a compare of the device address, the EEPROM will output a "0". If a compare is not made, the chip will return to a standby state.




Figure 8. Device Address

DEVICE OPERATION

Standby Mode

The EEPROM features a low-power standby mode which is enabled: (1) upon power-up and (2) after the receipt of the STOP bit and the completion of any internal operations.



September. 2007

DETAILED OPERATING INFORMATION(CONTINUED)

Memory Reset

After an interruption in protocol, power loss or system reset, any two-wire part can be reset by following these steps:

(1) Clock up to 9 cycles.


(2) Look for SDA high in each cycle while SCL is high.

(3) Create a start condition.

Write Operation

1. Byte Write

A write operation requires an 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a "0" and then clock in the first 8bit data word. Following receipt of the 8-bit data word, the EEPROM will output a "0" and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally timed write cycle, twR, to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (see Figure 9).





2. Page Write

The CW24C02 device is capable of an 8-byte page write, and the CW24C04/08/16 devices are capable of 16-byte page writes.

A page write is initiated the same as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to 7 (CW24C02) or 15 (CW24C04/08/16) more data words. The EEPROM will respond with a "0" after each data word received. The microcontroller must terminate the page write sequence with a stop condition (see Figure 10).

The data word address lower 3 (CW24C02) or 4 (CW24C04/08/16) bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than 8 (CW24C02) or 16 (CW24C04/08/16) data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten.



DETAILED OPERATING INFORMATION(CONTINUED)




Figure 10. Page Write

3. Acknowledge Polling

Once the internally timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a "0", allowing the read or write sequence to continue. See Figure 11 for flow diagram




Figure 11. Acknowdge Polling Flow

Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to "1". There are three read operations: current address read, random address read and sequential read.



September. 2007

DETAILED OPERATING INFORMATION(CONTINUED)

1. Current Address Read

The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "roll over" during read is from the last byte of the last memory page to the first byte of the first page. The address "roll over" during write is from the last byte of the current page to the first byte of the same page.

Once the device address with the read/write select bit set to "1" is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input "0" but does generate a following stop condition (see Figure 12).





Figure 12. Current Address Read

2. Random Read

A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a "0" but does generate a following stop condition (see Figure 12).








September. 2007

DETAILED OPERATING INFORMATION(CONTINUED)

3. Sequential Read

Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledgement. As long as the EEPROM receives an acknowledgement, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a "0" but does generate a following stop condition (see Figure 13).





TYPICAL APPLICATION






Figure 15. Cascades of Two EEPROM




September. 2007

PHYSICAL DIMENSIONS SOP8L










Symbol	Dimension(mm)		Symbol	Dimension(mm)	
	Min	Max	Symbol	Min	Max
А	4.95	5.15	C3	0.05	0.20
A1	0.37	0.47	C4	0.20(TYP)	
A2	1.27(TYP)		D	1.05(TYP)	
A3	0.41(TYP)		D1	0.40	0.60
В	5.80	6.20	R1	0.07(TYP)	
B1	3.80	4.00	R2	0.07(TYP)	
B2	5.0(TYP)		θ1	17°(TYP)	
С	1.30	1.50	θ2	13°(TYP)	
C1	0.55	0.65	θ3	4°(TYP)	
C2	0.55	0.65	θ4	12°(TYP)	



DIP8L








Symbol	Dimension(mm)		Symbol	Dimension(mm)	
	Min	Мах	Symbol	Min	Мах
A	9.30	9.50	C2	0.5(TYP)	
A1	1.524(TYP)		C3	3.3(TYP)	
A2	0.39	0.53	C4	1.57(TYP)	
A3	2.54(TYP)		D	8.20	8.80
A4	0.66(TYP)		D1	0.20	0.35
A5	0.99(TYP)		D2	7.62	7.87
В	6.3	6.5	θ1	8°(TYP)	
С	7.20(TYP)		θ2	8°(TYP)	
C1	3.30	3.50	θ 3	5°(TYP)	



September. 2007


TSSOP 8



Symbol	Dimension(mm)		Symbol	Dimension(mm)	
	Min	Max	Symbol	Min	Max
A		1.20	E1	4.30	4.50
A2	0.80	1.05	F	0.65(TYP)	
В	0.19	0.30	L	0.45	0.75
D	2.90	3.10	L1	1.00(TYP)	
E	6.40(TYP)				







Symbol	Dimension(mm)			Dimension(mm)	
	Min	Мах	Symbol	Min	Мах
A	1.95	2.05	C1	0.20	0.30
A1	2.95	3.05	C2	0.50	
В	0.80	0.90	C3	1.65	1.75
B1	0.05		C4	0.35	0.45
B2	0.20		C5	1.50	
С	1.55	1.65			



September. 2007