NEW

CLARO*CHIP*™ Nonvolatile Digital Trimming Potentiometer


Series CC9318

The CLAROCHIP CC9318 Digital Trimming Potentiometer is an 8-bit nonvolatile DAC designed to replace mechanical trimmers. It includes a unity-gain amplifier to buffer the DAC output and enables VOUT to swing from rail to rail. The Digital Trimming Potentiometer operates over a supply voltage range of 2.7V to 5.5V. The simple up/down counter input provides an ideal interface for automatic test equipment to dither and monitor the V_{OUT} voltage. This interface allows for quick and consistent calibration of even the most sophisticated systems. The CC9318 is a pin-compatible performance upgrade for other industry nonvolatile potentiometers. The adjustable CLAROCHIP CC9318 offers double the resolution of these devices and provides "clickless" transitions of Vout.

Features

- Digitally Controlled Electronic Potentiometer Unity Gain Op Amp Drives up to 1mA
- 8-Bit Digital-to-Analog Converter (DAC) Independent Reference Inputs
 - Differential Non-Linearity ±0.5LSB max - Integral Non-Linearity - ±1LSB max
- Vour Value in EEPROM for Power-On Recall Equivalent to 256-Step Potentiometer
- Simple Trimming Adjustment – Up/Down Counter Style Operation
- Low Noise Operation
- Make-Before-Break Contact for "Clickless" **Transitions between DAC Steps**
- Operation from +2.7V to +5.5V Supply
- Low Power, 1mW max at +5V
- No Mechanical Wearout Problem – 1,000,000 Stores (typical) - 100 Year Data Retention
- Fool-proof, Set-and-Forget Calibrations

Functional Block Diagram



theNEW

Telephone: 800.874.1874 Fax: 800.223.5138



12055 Rojas Drive • Suite K • El Paso, Texas USA 79936 • www.clarostat.com

Symbol	Description
INC	Increment Input, High to Low Edge Trigger
UP/DN	Up/Down Input controlling relative Vout movement
V _H	V+ reference input
GND	Analog and Digital Ground
V _{OUT}	Trimmed Voltage Output
$\frac{V_L}{\overline{CS}}$	V- reference input
CS	Active low chip select input
V _{DD}	Supply Voltage (2.7V to 5.5V)

Analog Section

The CC9318 is an 8-bit, voltage output digital-to-analog converter (DAC). The DAC consists of a resistor network that converts an 8-bit value into equivalent analog output voltages in proportion to the applied reference voltage.

Reference Inputs

The voltage differential between the V_L and V_H inputs sets the fullscale output voltage range. V_L must be equal to or greater than ground (i.e. a positive voltage). V_H must be greater than V_L and less than or equal to V_{DD}. See table on page 3 for guaranteed operating limits.

Output Buffer Amplifier

The voltage output is a precision unity-gain follower that can slew up to $1V/\mu s$.

Digital Interface


The interface is designed to emulate a simple up/down counter, but instead of a parallel count output, a ratiometric voltage output is provided.

Chip Select (\overline{CS} **)** is an active low input. Whenever \overline{CS} is high the CC9318 is in standby mode and consumes the least power. This mode is equivalent to a potentiometer that is adjusted to the required setting. When \overline{CS} is low the CC9318 will recognize transitions on the \overline{INC} input and will move the V_{0UT} either toward the V_H reference or toward the V_L reference depending upon the state of the UP/ \overline{DN} input.

The host may exit an adjustment routine in two ways: deselecting the CC9318 while \overline{INC} is low will not perform a store operation (a subsequent power cycle will recall the original data); deselecting the CC9318 while \overline{INC} is high will store the current V_{OUT} setting into nonvolatile memory.

Increment (INC) is an edge triggered input. Whenever \overline{CS} is low and a high to low transition occurs on the INC input, the Vour

ABSOLUTE MAXIMUM RATINGS*	
Temperature Under Bias	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Voltage on pins with reference to GND:	
Analog Inputs	-0.5V to V _{DD} +.5V
Digital Inputs	-0.5V to V _{DD} +.5V
Analog Outputs	-0.5V to V _{DD} +.5V
Digital Outputs	-0.5V to V_{DD} +.5V
Lead Solder Temperature (10 secs)	300°C



voltage will either move toward V_H or V_L depending upon the state of the UP/ \overline{DN} input.

Up/Down (UP/DN) is an input that will determine the V_{0UT} movement relative to V_H and V_L. When \overline{CS} is low, UP/ \overline{DN} is high and there is a high to low transition on \overline{INC} , the V_{0UT} voltage will move (1/256 th x V_H-V_L) toward V_H. When \overline{CS} and UP/ \overline{DN} are low, and there is a high to low transition on \overline{INC} , the V_{0UT} will move (1/256 th x V_H-V_L) toward V_L.

Power-Up/Power-Down Conditions

On power-up the CC9318 loads the value of EEPROM memory into the wiper position register. The value in the register is changed using the \overline{CS} , \overline{INC} , and UP/ \overline{DN} pins. The new data in the register will be lost at power-down unless \overline{CS} was brought high, with \overline{INC} high, to initiate a store operation after the last increment or decrement. On the next device power-up, the value of EEPROM memory will be loaded into the wiper position register. During power-up the CC9318 is write-protected in two ways:

- 1) A power-on reset, that trips at approximately 2.5V, holds $\overline{\text{CS}}$ and $\overline{\text{INC}}$ high internally.
- 2) Resistor pull-ups on all logic inputs prevent data change if the inputs are floating.

Data Retention

The CC9318 is guaranteed to perform at least 1,000,000 writes to EEPROM before a wear-out condition can occur. After EEPROM wearout, the CC9318 continues to function as a volatile digital potentiometer.

The wiper position can be changed during powered conditions using the digital interface. However, on power-up the wiper position will be indeterminate.

On shipment from the factory, CLAROSTAT does not specify any EEP-ROM memory value. The value must be set by the customer as needed.

*COMMENT

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside those listed in the operation sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

RECOMMENDED OPERATING CONDITIONS

Condition	Min	Max
Temperature	-40°C	+85°C
V _{DD}	+2.7V	5.5V

DAC DC ELECTRICAL CHARACTERISTICS

 $V_{DD} = +2.7V$ to +5.5V, $V_{refH} = V_{DD}$, $V_{refL} = 0V$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless specified otherwise

	Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
Accuracy	INL	Integral Non-Linearity	$I_{LOAD} = 100 \mu A$	-	0.5	±1	LSB
	DNL	Differential Non-Linearity	$I_{LOAD} = 100 \mu A$	-	0.1	±0.5	LSB
			Guaranteed but not tested				
References	V _H	V _{refH} Input Voltage		V_{refL}	-	V _{DD}	V
	VL	V _{refL} Input Voltage		Gnd	-	V_{refH}	V
	RIN	V _{refH} to VrefL Resistance		-	38K	-	Ω
	TCRIN	Temperature Coefficient of RIN	V_{refH} to V_{refL}	-	600	-	ppm/°C
Analog	Gefs	Full-Scale Gain Error	DATA = FF	-	-	±1	LSB
Output	VoutZS	Zero-Scale Output Voltage	DATA = 00	0		20	mV
	TCV _{OUT}	V _{OUT} Temperature	V_{DD} = +5, I_{LOAD} = 50 μ A,				
		Coefficient	$V_{refH} = +5V, V_{refL} = 0V$	-	-	50	μV/°C
			Guaranteed but not tested				
	IL	Amplifier Output Load Current		-200		+1000	μA
	Rout	Amplifier Output Resistance	$I_L = 100 \mu A V_{DD} = +5V$	-	10		Ω
			$V_{DD} = +3V$	-	20		Ω
	PSRR	Power Supply Rejection	$I_{LOAD} = 10 \mu A$	-	-	1	LSB/V
	e _N	Amplifier Output Noise	$f = 1 KHz$, $V_{DD} = +5V$	-	90	-	nV/√HZ
	THD	Total Harmonic Distortion	V _{IN} = 1V rms, f = 1KHz	-	0.08	-	%
	BW	Bandwidth - 3dB	VIN = 100mV rms	-	300	-	kHz

RELIABILITY CHARACTERISTICS (over recommended operating conditions unless otherwise specified)

Symbol	Parameter	Min	Max	Unit	Test Method
Vzap	ESD Susceptibility	2000		V	MS-883, TM 3015
ILTH	Latch-Up	100		mA	JEDEC Standard 17
T _{DR}	Data Retention	100		Years	MS-883, TM 1008
N _{END}	Endurance	1,000,000		Stores	MS-883, TM 1033

DC ELECTRICAL CHARACTERISTICS

 V_{DD} = +2.7V to +5.5V, V_H = V_{DD} , V_L = 0V, T_A = -40°C to +85°C, unless otherwise specified

Symbol	Parameter	Conditions	Min	Max	Units
I _{DD}	Supply Current during store, note 1	$\begin{array}{l} \text{CS} = \text{V}_{\text{IL}} \text{ to } \text{V}_{\text{IH}} \\ \text{W}/\overline{\text{INC}} \text{ HI} \end{array}$		1.2	mA
I _{SB}	Supply Standby Current	$CS = V_{IH}$		200	μA
IIH	Input Leakage Current	$V_{IN} = V_{DD}$		10	μA
I _{IL}	Input Leakage Current, note 2	$V_{IN} = OV$		-25	μA
VIH	High Level Input Voltage		2	V _{DD}	V
V _{IL}	Low Level Input Voltage	V _{DD} ≥4.5V	0	0.8	V

Notes:

1. I_{DD} is the supply current drawn while the EEPROM is being updated. I_{DD} does not include the current that flows through the <u>Reference</u> resistor chain.

 CS, UP/DN and INC have internal pull-up resistors of approximately 200kΩ. When the input is pulled to ground the resulting output current will be V_{DD}/200kΩ.

OPERATIONAL TRUTH TABLE

INC	<u>CS</u>	UP/DN	Operation	
HITOLO	L	Н	V_{OUT} toward V_H	
HITOLO	L	L	V_{OUT} toward V_L	
Н	LOTOHI	Х	Store Setting	
L	LOTOHI	Х	Maintain Setting, NO Store	
Х	н	x	Standby, note 1	
Notes: 1. The Standby or Operating current will be lowest with INC and UP/DN pins at H due to weak internal pull-ups that draw current when connected LO.				

AC TIMING CHARACTERISTICS VDD = +4.5V to +5.5V

Symbol	Parameter	Min	Max	Units
tclil	CS to INC Setup	100		ns
tihdc	INC High to UP/DN Change	100		ns
tdcil	UP/DN to INC Setup	100		ns
tIL	INC Low Period	200		ns
tIH	INC High Period	200		ns
tінсн	INC Inactive to CS Inactive	100		ns
twp	Write Cycle Time		5	ms
t _{ILVOUT}	INC to V _{OUT} Delay		5	μs

