

# 3.3 V, Full-Duplex, 840 μA, 20 Mbps, EIA RS-485 Transceiver

# ADM3491

#### **FEATURES**


Operates with 3.3 V supply EIA RS-422 and RS-485 compliant over full CM range 19 kΩ input impedance Up to 50 transceivers on bus 20 Mbps data rate Short circuit protection Specified over full temperature range Thermal shutdown Interoperable with 5 V logic 840 μA supply current 2 nA shutdown current Also available in TSSOP package Meets IEC1000-4-4 (>1 kV) 8 ns skew Upgrade for MAX 3491, SN75ALS180

#### APPLICATIONS

Telecommunications DTE–DCE interface Packet switching Local area networks Data concentration Data multiplexers Integrated services digital network (ISDN) AppleTalk Industrial controls

#### **GENERAL DESCRIPTION**

The ADM3491 is a low power, differential line transceiver designed to operate using a single 3.3 V power supply. Low power consumption, coupled with a shutdown mode, makes it ideal for power-sensitive applications. It is suitable for communication on multipoint bus transmission lines.



FUNCTIONAL BLOCK DIAGRAM

Figure 1.

The ADM3491 is intended for balanced data transmission and complies with both EIA Standards RS-485 and RS-422. It contains a differential line driver and a differential line receiver, making it suitable for full-duplex data transfer.

The input impedance is 19 k $\Omega$ , allowing up to 50 transceivers to be connected on the bus. Excessive power dissipation caused by bus contention or by output shorting is prevented by a thermal shutdown circuit. This feature forces the driver output into a high impedance state, if a significant temperature increase is detected in the internal driver circuitry during fault conditions.

The receiver contains a fail-safe feature that results in a logic high output state, if the inputs are unconnected (floating).

The ADM3491 is fabricated on BiCMOS, an advanced mixed technology process combining low power CMOS with fast switching bipolar technology.

The ADM3491 is fully specified over the industrial temperature range and is available in DIP and SOIC packages, as well as the space-saving TSSOP package.

#### Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## **TABLE OF CONTENTS**

Specifications
Timing Specifications
Absolute Maximum Ratings5
ESD Caution
Pin Configurations and Function Descriptions
Test Circuits7
Switching Characteristics

Typical Performance Characteristics
Applications Information11
Differential Data Transmission11
Cable and Data Rate11
Receiver Open-Circuit Fail-Safe Feature
Outline Dimensions12
Ordering Guide13

#### **REVISION HISTORY**

#### 11/04—Rev. 0 to Rev. A

Format Updated	Universal
Changes to Specifications Section	
Changes to Ordering Guide	13

#### 1/98—Revision 0: Initial Version

## **SPECIFICATIONS**

 $V_{\rm CC}$  = 3.3 V  $\pm$  0.3 V. All specifications  $T_{\rm MIN}$  to  $T_{\rm MAX}$  , unless otherwise noted.

#### Table 1.

Parameter	Min	Тур	Мах	Unit	Test Conditions/Comments
DRIVER					
Differential Output Voltage, Vod	2.0			V	RL = 100 Ω, Figure 4, $V_{CC}$ > 3.1 V
	1.5			V	$RL = 54 \Omega$ , Figure 4
	1.5			V	RL = 60 Ω, Figure 5, $-7 V < V_{TST} < +12 V$
$\Delta  V_{OD} $ for Complementary Output States			0.2	V	R = 54 Ω or 100 Ω, Figure 4
Common-Mode Output Voltage, V <sub>OC</sub>			3	V	R = 54 Ω or 100 Ω, Figure 4
$\Delta  V_{OC} $ for Complementary Output States			0.2	V	R = 54 Ω or 100 Ω, Figure 4
CMOS Input Logic Threshold Low, VINL			0.8	V	
CMOS Input Logic Threshold High, VINH	2.0			V	
Logic Input Current (DE, DI, RE)			±1.0	μΑ	
Output Leakage (Y, Z) Current			±3	μA	$V_0 = -7$ V or $+12$ V, $V_{CC} = 0$ V or $3.6$ V
Output Short-Circuit Current			±250	mA	$V_0 = -7 V \text{ or } +12 V$
RECEIVER					
Differential Input Threshold Voltage, VTH	-0.2		+0.2	V	$-7 \text{ V} < \text{V}_{\text{CM}} < +12 \text{ V}$
Input Voltage Hysteresis, ∆V™		50		mV	$V_{CM} = 0 V$
Input Resistance	12	19		kΩ	$-7 V < V_{CM} < +12 V$
Input Current (A, B)			1	mA	$V_{IN} = 12 V$
			-0.8	mA	$V_{IN} = -7 V$
Logic Enable Input Current (RE)			±1	μΑ	
Output Voltage Low, Vol			0.4	v	l <sub>OUT</sub> = 2.5 mA
Output Voltage High, V <sub>он</sub>	V <sub>cc</sub> – 0.4 V			V	$I_{OUT} = -1.5 \text{ mA}$
Short-Circuit Output Current			±60	mA	$V_{OUT} = GND \text{ or } V_{CC}$
Three-State Output Leakage Current			±1.0	μΑ	Vcc = 3.6 V, 0 V < V <sub>OUT</sub> < V <sub>CC</sub>
POWER SUPPLY CURRENT					
lcc					Outputs unloaded
		0.84	1.5	mA	$DE = V_{CC}, \overline{RE} = 0 V$
		0.84	1.5	mA	$DE = 0 V, \overline{RE} = 0 V$
Supply Current in Shutdown		0.002	1	μA	$DE = 0 V, \overline{RE} = V_{CC}$

### TIMING SPECIFICATIONS

 $V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}.$ 

### Table 2.

Parameter	Min	Тур	Max	Unit	Test Conditions/ Comments
DRIVER					
Differential Output Delay, T <sub>DD</sub>	1		35	ns	$R_L = 60 \Omega$ , $C_{L1} = C_{L2} = 15 \text{ pF}$ , Figure 8
Differential Output Transition Time	1	8	15	ns	$R_L = 60 \Omega$ , $C_{L1} = C_{L2} = 15 \text{ pF}$ , Figure 8
Propagation Delay Input to Output, TPLH, TPHL	7	22	35	ns	$R_L = 27 \Omega$ , $C_{L1} = C_{L2} = 15 \text{ pF}$ , Figure 9
Driver Output to Output, Tskew			8	ns	$R_L = 54 \Omega$ , $C_{L1} = C_{L2} = 15 \text{ pF}$ , Figure 9
ENABLE/DISABLE					
Driver Enable to Output Valid		45	90	ns	$R_L = 110 \Omega$ , $C_L = 50 pF$ , Figure 6
Driver Disable Timing		40	80	ns	$R_L = 110 \Omega$ , $C_L = 50 pF$ , Figure 6
Driver Enable from Shutdown		650	110	ns	$R_L = 110 \Omega$ , $C_L = 15 pF$ , Figure 6
RECEIVER					
Time to Shutdown	80	190	300	ns	
Propagation Delay Input to Output, $T_{PLH}$ , $T_{PHL}$	25	65	90	ns	$C_L = 15 \text{ pF}$ , Figure 11
Skew, TPLH – TPHL			10	ns	$C_L = 15 \text{ pF}$ , Figure 11
Receiver Enable, T <sub>EN</sub>		25	50	ns	$C_L = 15 \text{ pF}$ , Figure 7
Receiver Disable, T <sub>DEN</sub>		25	45	ns	$C_L = 15 \text{ pF}$ , Figure 7
Receiver Enable from Shutdown			500	ns	$C_L = 15 \text{ pF}$ , Figure 7

 $V_{\rm CC}$  = 3.3 V  $\pm$  0.3 V,  $T_{\rm A}$  =  $T_{\rm MIN}$  to  $T_{\rm MAX}.$ 

#### Table 3.

Parameter	Min	Тур	Max	Unit	<b>Test Conditions/ Comments</b>
DRIVER					
Differential Output Delay, TDD	1		70	ns	$R_L = 60 \Omega$ , $C_{L1} = C_{L2} = 15 \text{ pF}$ , Figure 8
Differential Output Transition Time	2	8	15	ns	$R_L = 60 \Omega$ , $C_{L1} = C_{L2} = 15 \text{ pF}$ , Figure 8
Propagation Delay Input to Output, $T_{PLH}$ , $T_{PHL}$	7	22	70	ns	$R_L = 27 \ \Omega$ , $C_{L1} = C_{L2} = 15 \ pF$ , Figure 9
Driver Output to Output, Tskew			10	ns	$R_L = 54 \Omega$ , $C_{L1} = C_{L2} = 15 \text{ pF}$ , Figure 9
ENABLE/DISABLE					
Driver Enable to Output Valid		45	110	ns	$R_L = 110 \Omega$ , $C_L = 50 pF$ , Figure 6
Driver Disable Timing		40	110	ns	$R_L = 110 \Omega$ , $C_L = 50 pF$ , Figure 6
Driver Enable from Shutdown		650	110	ns	$R_L = 110 \Omega$ , $C_L = 15 pF$ , Figure 6
RECEIVER					
Time to Shutdown		190	500	ns	
Propagation Delay Input to Output, TPLH, TPHL		65	115	ns	$C_L = 15 \text{ pF}$ , Figure 11
Skew, TPLH – TPHL			20	ns	$C_L = 15 \text{ pF}$ , Figure 11
Receiver Enable, T <sub>EN</sub>		25	50	ns	$C_L = 15 \text{ pF}$ , Figure 7
Receiver Disable, T <sub>DEN</sub>		25	50	ns	$C_L = 15 \text{ pF}$ , Figure 7
Receiver Enable from Shutdown			600	ns	$C_L = 15 \text{ pF}$ , Figure 7

### ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}C$ , unless otherwise noted.

#### Table 4.

Parameter	Min
Vcc	7 V
Inputs	
Driver Input (DI)	-0.3 V to V <sub>CC</sub> + 0.3 V
Control Inputs (DE, RE)	-0.3 V to V <sub>CC</sub> + 0.3 V
Receiver Inputs (A, B)	-7.5 V to +12.5 V
Outputs	
Driver Outputs	–7.5 V to +12.5 V
Receiver Output	-0.5 V to V <sub>CC</sub> + 0.5 V
14-Lead DIP, Power Dissipation	800 mW
θ <sub>JA</sub> , Thermal Impedance	140°C/W
14-Lead SOIC, Power Dissipation	650 mW
θ <sub>JA</sub> , Thermal Impedance	115°C/W
16-Lead TSSOP, Power Dissipation	500 mW
θ <sub>JA</sub> , Thermal Impedance	158°C/W
Operating Temperature Range	
Industrial (A Version)	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (Soldering, 10 s)	300°C
Vapor Phase (60 s)	215°C
Infrared (15 s)	220°C
ESD Rating	>2 kV
EFT Rating (IEC1000-4-4)	>1 kV

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ESD CAUTION**

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



### **PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS**




Figure 2. DIP/SOIC Pin Configuration




Figure 3. TSSOP Pin Configuration

Pin Number				
DIP/ SOIC	TSSOP	Mnemonic	Description	
1, 8	2, 7, 9, 10, 13, 16	NC	No Connect.	
2	3	RO	Receiver Output. High when $A > B$ by 200 mV; low when $A < B$ by 200 mV.	
3	4	RE	Receiver Output Enable. When $\overline{\text{RE}}$ is low, the receiver output RO is enabled. When $\overline{\text{RE}}$ is high, the output is high impedance. If $\overline{\text{RE}}$ is high and DE is low, the ADM3491 enters a shutdown state.	
4	5	DE	Driver Output Enable. A high level enables the driver differential outputs, Y and Z. A low level places the part in a high impedance state.	
5	6	DI	Driver Input. When the driver is enabled, a logic low on DI forces Y low and Z high; a logic high on DI forces Y high and Z low.	
6, 7	8	GND	Ground Connection, 0 V.	
9	11	Y	Noninverting Driver Output Y.	
10	12	Z	Inverting Driver Output Z.	
11	14	В	Inverting Receiver Input B.	
12	15	А	Noninverting Receiver Input A.	
13, 14	1	Vcc	Power Supply, 3.3 V $\pm$ 0.3 V.	

## **TEST CIRCUITS**




Figure 4. Driver Voltage Measurement Test Circuit




Figure 5. Driver Enable/Disable Test Circuit




Figure 6. Driver Differential Output Delay Test Circuit




Figure 7. Driver/Receiver Propagation Delay Test Circuit




Figure 8. Driver Voltage Measurement Test Circuit 2




Figure 9. Receiver Enable/Disable Test Circuit




Figure 10. Driver Propagation Delay Test Circuit




Figure 11. Receiver Propagation Delay Test Circuit

## SWITCHING CHARACTERISTICS




Figure 12. Driver Propagation Delay, Rise/Fall Timing




Figure 14. Driver Enable/Disable Timing




Figure 13. Receiver Propagation Delay




Figure 15. Receiver Enable/Disable Timing

### **TYPICAL PERFORMANCE CHARACTERISTICS**




Figure 16. Receiver Output Low Voltage vs. Output Current




Figure 17. Receiver Output Low Voltage vs. Temperature




Figure 18. Driver Differential Output Voltage vs. Output Current




Figure 19. Receiver Output High Voltage vs. Output Current




Figure 20. Receiver Output High Voltage vs. Temperature




Figure 21. Driver Differential Output Voltage vs. Temperature




Figure 22. Supply Current vs. Temperature




Figure 23. Driving 100 ft. Cable L-H Transition




Figure 24. Driving 100 ft. Cable H-L Transition




Figure 25. Shutdown Current vs. Temperature

### **APPLICATIONS INFORMATION** DIFFERENTIAL DATA TRANSMISSION

Differential data transmission is used to reliably transmit data at high rates over long distances and through noisy environments. Differential transmission nullifies the effects of ground shifts and noise signals, which appear as common-mode voltages on the line.

The two main standards approved by the Electronics Industries Association (EIA) specify the electrical characteristics of transceivers used in differential data transmission:

- RS-422 standard specifies data rates up to 10 MBaud and line lengths up to 4000 ft. A single driver can drive a transmission line with up to 10 receivers.
- RS-485 standard was defined to cater to true multipoint communications. This standard meets or exceeds all the requirements of RS-422, but also allows multiple drivers and receivers to be connected to a single bus. An extended common-mode range of -7 V to +12 V is defined.

The most significant differentiator of the RS-485 standard is that the drivers can be disabled, thereby allowing more than one to be connected to a single line. Only one driver should be enabled at a time, but the RS-485 standard contains additional specifications to guarantee device safety in the event of line contention.

# Table 6. Comparison of RS-422 and RS-485 InterfaceStandards

Specification	RS-422	RS-485
Transmission Type	Differential	Differential
Maximum Cable Length	4000 ft.	4000 ft.
Minimum Driver Output Voltage	±2 V	±1.5 V
Driver Load Impedance	100 Ω	54 Ω
Receiver Input Resistance	4 kΩ min	12 kΩ min
Receiver Input Sensitivity	±200 mV	±200 mV
Receiver Input Voltage Range	–7 V to +7 V	-7 V to +12 V

### CABLE AND DATA RATE

The transmission line of choice for RS-485 communications is a twisted pair. Twisted pair cable tends to cancel common-mode noise and also causes cancellation of the magnetic fields generated by the current flowing through each wire, thereby reducing the effective inductance of the pair.

The ADM3491 is designed for bidirectional data communications on multipoint transmission lines. A typical application showing a multipoint transmission network is illustrated in Figure 26. Only one driver can transmit at a particular time, but multiple receivers can be enabled simultaneously. As with any transmission line, it is important that reflections be minimized. This can be achieved by terminating the extreme ends of the line using resistors equal to the characteristic impedance of the line. Stub lengths of the main line should also be kept as short as possible. A properly terminated transmission line appears purely resistive to the driver.

### **RECEIVER OPEN-CIRCUIT FAIL-SAFE FEATURE**

The receiver input includes a fail-safe feature that guarantees a logic high on the receiver when the inputs are open circuit or floating.




Figure 26. ADM3491 Full-Duplex Data Link


#### Table 7. Transmitting Truth Table

	Transmitting						
	Input	0	Dutputs				
RE	DE	DI	Z	Y			
Х	1	1	0	1			
Х	1	0	1	0			
0	0	Х	Hi-Z	Hi-Z			
1	0	Х	Hi-Z	Hi-Z			

#### Table 8. Receiving Truth Table


	Receiving						
	Inputs						
RE	DE	A–B	RO				
0	Х	> +0.2 V	0				
0	Х	< -0.2 V Inputs O/C	0				
0	Х	Inputs O/C	1				
1	Х	Х	Hi-Z				

### **OUTLINE DIMENSIONS**




COMPLIANT TO JEDEC STANDARDS MO-095-AB CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

> Figure 27. 14-Lead Plastic DIP (N-14) Dimensions shown in inches and (millimeters)



COMPLIANT TO JEDEC STANDARDS MS-012AB CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

> Figure 28. 14-Lead Narrow Body Small Outline (SOIC) (R-14) Dimensions shown in inches and (millimeters)



COMPLIANT TO JEDEC STANDARDS MO-153AB

Figure 29. 16-Lead Thin Shrink Small Outline (TSSOP) (RU-16) Dimensions shown in inches and (millimeters)

#### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Options
ADM3491AN	-40°C to +85°C	14-Lead Plastic DIP	N-14
ADM3491AR	–40°C to +85°C	14-Lead Narrow Body Small Outline (SOIC)	R-14
ADM3491AR-REEL	–40°C to +85°C	14-Lead Narrow Body Small Outline (SOIC)	R-14
ADM3491AR-REEL7	–40°C to +85°C	14-Lead Narrow Body Small Outline (SOIC)	R-14
ADM3491ARZ <sup>1</sup>	-40°C to +85°C	14-Lead Narrow Body Small Outline (SOIC)	R-14
ADM3491ARZ-REEL <sup>1</sup>	–40°C to +85°C	14-Lead Narrow Body Small Outline (SOIC)	R-14
ADM3491ARZ-REEL71	-40°C to +85°C	14-Lead Narrow Body Small Outline (SOIC)	R-14
ADM3491ARU	–40°C to +85°C	16-Lead Thin Shrink Small Outline (TSSOP)	RU-16
ADM3491ARU-REEL	–40°C to +85°C	16-Lead Thin Shrink Small Outline (TSSOP)	RU-16
ADM3491ARU-REEL7	-40°C to +85°C	16-Lead Thin Shrink Small Outline (TSSOP)	RU-16
ADM3491ARUZ <sup>1</sup>	–40°C to +85°C	16-Lead Thin Shrink Small Outline (TSSOP)	RU-16
ADM3491ARUZ-REEL <sup>1</sup>	–40°C to +85°C	16-Lead Thin Shrink Small Outline (TSSOP)	RU-16
ADM3491ARUZ-REEL71	–40°C to +85°C	16-Lead Thin Shrink Small Outline (TSSOP)	RU-16

 $^{1}$  Z = Pb-free part.

## NOTES

## NOTES

## NOTES



© 2004 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. C05234–0–11/04(A)

www.analog.com

Rev. A | Page 16 of 16