

**DUAL JK FLIP-FLOP** 

(With Separate Clears and Clocks)

**DESCRIPTION** — The '73 and 'H73 dual JK master/slave flip-flops have a separate clock for each flip-flop. Inputs to the master section are controlled by the clock pulse. The clock pulse also regulates the state of the coupling transistors which connect the master and slave sections. The sequence of operation is as follows: 1) isolate slave from master; 2) enter information from J and K inputs to master; 3) disable J and K inputs; 4) transfer information from master to slave.


### TRUTH TABLE

П	NPUTS	OUTPUT				
L	@ t <sub>n</sub>	@ t <sub>n + 1</sub>				
J	К	œ				
L	٦	Qn				
L	н	L				
H	L	Н				
Н	н	Q̄η				

H = HIGH Voltage Level L = LOW Voltage Level

t<sub>n</sub> = Bit time before clock pulse. t<sub>n</sub> + 1 = Bit time after clock pulse.

#### **CLOCK WAVEFORM**



Asynchronous Input:


LOW input to  $\overline{C}_D$  sets Q to LOW level Clear is independent of clock

The 'LS73 offers individual J, K, clear, and clock inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock pulse is HIGH and the bistable will perform according to the Truth Table as long as minimum setup times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.


### **ORDERING CODE:** See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS	ОUТ	$V_{CC} = +5.0 \text{ V} \pm 5\%,$ $T_A = 0^{\circ} \text{C to} +70^{\circ} \text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C to} +125^{\circ}\text{C}$	TYPE	
Plastic DIP (P)	А	7473PC, 74H73PC 74LS73PC		9A	
Ceramic DIP (D)	Α	7473DC, 74H73DC 74LS73DC	5473DM, 54H73DM 54LS73DM	6A	
Flatpak (F)	Α	7473FC, 74H73FC 74LS73FC	5473FM, 54H73FM 54LS73FM	31	

## CONNECTION DIAGRAM PINOUT A




LOGIC SYMBOL




V<sub>CC</sub> = Pin 4 GND = Pin 11

PIN NAMES	DESCRIPTION	<b>54/74 (U.L.)</b> HIGH/LOW	54/74H (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW
J <sub>1</sub> , J <sub>2</sub> , K <sub>1</sub> , K <sub>2</sub>	Data Inputs	1.0/1.0	1.25/1.25	0.5/0.25
CP <sub>1</sub> , CP <sub>2</sub>	Clock Pulse Inputs (Active Falling Edge)	2.0/2.0	1.25/1.25	2.0/0.5
O <sub>D1</sub> , C <sub>D2</sub>	Direct Clear Inputs (Active LOW)	2.0/2.0	2.5/2.5	1.5/0.5
$Q_1, Q_2, \overline{Q}_1, \overline{Q}_2$	Outputs	20/10	12.5/12.5	10/5.0
				(2.5)

# LOGIC DIAGRAMS (one half shown) '73, 'H73





DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)										
SYMBOL	PARAMETER	54/74		54/74H		54/74LS		UNITS	CONDITIONS	
		Min	Max	Min	Max	Min	Max	Citit	00110110143	
lcc	Power Supply Current		40		50		8.0	mA	V <sub>CC</sub> = Max, V <sub>CP</sub> = 0 V	

AC CHARACTERISTICS: V<sub>CC</sub> = +5.0 V, T<sub>A</sub> = +25°C (See Section 3 for waveforms and load configurations)

	PARAMETER	54/74	54/74H	54/74LS	UNITS	CONDITIONS
SYMBOL			C <sub>L</sub> = 25 pF R <sub>L</sub> = 280 Ω	C <sub>L</sub> = 15 pF		
		Min Max	Min Max	Min Max		
f <sub>max</sub>	Maximum Clock Frequency	15	25	30	MHz	Fig. 3-1, 3-9
tpLH tpHL	Propagation Delay CPn to Q or Q	25 40	21 27	20 30	ns	Figs. 3-1, 3-9
tPLH tPHL	Propagation Delay C <sub>Dn</sub> to Q or Q	25 40	13 24	20 30	ns	Figs. 3-1, 3-10

### AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V T}_{A} = +25^{\circ}\text{ C}$

SYMBOL	PARAMETER	54/7	4	54/74H		54/74LS		UNITS	CONDITIONS	
		Min	Max	Min	Max	Min	Max	ONITS	CONDITIONS	
ts (H)	Setup Time HIGH Jn or Kn to CPn	0		0		20		ns		
t <sub>h</sub> (H)	Hold Time HIGH Jn or Kn to CPn	0		0		0		ns	Fig. 3-18	
t <sub>s</sub> (L)	Setup Time LOW Jn or Kn to CPn	0		0		20		ns	('73, 'H73) Fig. 3-7 ('LS73)	
t <sub>h</sub> (L)	Hold Time LOW Jn or Kn to CPn	0		0		0		ns		
t <sub>w</sub> (H) t <sub>w</sub> (L)	CP <sub>n</sub> Pulse Width	20 47		12 16		13.5 20		ns	Fig. 3-9	
tw (L)	Con Pulse Width LOW	25		16		25		ns	Figs. 3-1, 3-10	