M54HC123/123A M74HC123/123A

DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR

- HIGH SPEED tPD = 25 ns (TYP) at VCC = 5V
- LOW POWER DISSIPATION
 STANDBY STATE ICC=4 μA (MAX.) AT TA=25°C
 ACTIVE STATE ICC = 200 μA (TYP.) AT VCC=5V
- HIGH NOISE IMMUNITY V_{NIH} = V_{NIL} = 28 % V_{CC} (MIN.)
- OUTPUT DRIVE CAPABILITY
 10 LSTTL LOADS
- SYMMETRICAL OUTPUT IMPEDANCE IOH = IOL = 4 mA (MIN.)
- BALANCED PROPAGATION DELAYS telh = tehi
- WIDE OPERATING VOLTAGE RANGE Vcc (OPR) = 2 V TO 6 V
- WIDE OUTPUT PULSE WIDTH RANGE twout = 120 ns ~ 60 s OVER AT Vcc = 4.5 V
- PIN AND FUNCTION COMPATIBLE WITH 54/74LS123

DESCRIPTION


The M54/74HC123 is a high speed CMOS MONO-STABLE multivibrator fabricated with silicon gate C²MOS technology. It achieves the high speed operation similar to equivalent LSTTL while maintaining the CMOS low power dissipation. There are two trigger inputs, A INPUT (negative edge) and 8 INPUT (positive edge). These inputs are valid for slow rising/falling signals, (tr = tf = I sec). The device may also be triggered by using the CLR input (positiveedge) because of the Schmitt-trigger input; after triggering the output maintains the MONOSTABLE state for the time period determined by the external resistor Rx and capacitor Cx. When Cx ≥ 10nF and $Rx \ge 10K\Omega$, the output pulse width value is approssimatively given by the formula: $t_{w(out)} = K \bullet Cx \bullet Rx$. Two different pulse width constant are available: $K \cong 0.45$ for HC123 $K \cong 1$ for HC123A.


Taking CLR low breaks this MONOSTABLE STA-TE. If the next trigger pulse occurs during the MO-NOSTABLE period it makes the MONOSTABLE period longer. Limit for values of Cx and Rx:

Cx: NO LÍMIT


Rx : V_{CC} < 3.0 V 5 K Ω to 1 M Ω V_{CC} \geq 3.0 V 1 K Ω to 1 M Ω

All inputs are equipped with protection circuits against static discharge and transient excess voltage.







SYSTEM DIAGRAM



TIMING CHART



BLOCK DIAGRAM



Note:

(1) Cx, Rx, Dx are external components.

(2) Dx is a clamping diode.

The external capacitor is charged to $V_{\rm CC}$ in the stand-by state, i.e. no trigger. When the supply voltage is turned off Cx is discharged mainly through an internal parasitic diode (see figures). If Cx is sufficiently large and $V_{\rm CC}$ decreases rapidy, there will be some possibility of damaging the I.C. with a surge current or latter-up. If the voltage supply filter capacitor is large enough and $V_{\rm CC}$ decrease slowly, the surge current is automatically limited and damage the I.C. is avoided. The maximum forward current of the parasitic diode is approximately 20 mA. In cases where Cx is large the time taken for the supply voltage to fall to 0.4 $V_{\rm CC}$ can be calculated as follows:

 $t_f \ge (V_{CC} - 0.7) \cdot Cx/20mA$

In cases where tris too short an external clamping diode is required to protect the I.C. from the surge current.

FUNCTIONAL DESCRIPTION

STAND-BY STATE

The external capacitor, Cx, is fully charged to V_{CC} in the stand-by state. Hence, before triggering, transistor Qp and Qn (connected to the Rx/Cx node) are both turned-off. The two comparators that control the timing and the two reference voltage sources stop operating. The total supply current is therefore only leakage current.

TRIGGER OPERATION

Triggering occurs when:

1 st) A is "low" and B has a falling edge;

2 nd) B is "high" and A has a rising edge;

3 rd) A is low and B is high and C1 has a rising edge.

After the multivibrator has been retriggered comparator C1 and C2 start operating and Qn is turned on. Cx then discharges through Qn. The voltage at the node R/C external falls.

When it reaches V_{REFL} the output of comparator C1 becomes low. This in turn resets the flip-flop and Qn is turned off.

At this point C1 stops functioning but C2 continues to operate.

The voltage at R/C external begins to rise with a time constant set by the external components Rx. Cx.

Triggering the multivibrator causes Q to go high after internal delay due to the flip-flop and the gate. Q remains high until the voltage at R/C external rises again to VREFH. At this point C2 output goes low and O goes low. C2 stop operating. That means that after triggering when the voltage R/C external returns to VREFH the multivibrator has returned to its MONOSTABLE STATE. In the case where Rx · Cx are large enough and the discharge time of the capacitor and the delay time in the I.C. can be ignored, the width of the output pulse tw (out) is as follows :

 $t_{W(OUT)} = 0.46 \text{ Cx} \cdot \text{Rx} \text{ (HC123)}$ $t_{W(OUT)} = \text{Cx} \cdot \text{Rx} \text{ (HC123A)}$

FUNCTIONAL DESCRIPTION (continued)

RE-TRIGGERED OPERATION

When a second trigger pulse follows the first its effect will depend on the state of the multivibrator. If the capacitor Cx is being charged the voltage level of R/C external falls to Vrefl again and Q remains high i.e. the retrigger pulse arrives in a time shorter than the period Rx · Cx seconds, the capacitor charging time constant. If the second trigger pulse is very close to the initial trigger pulse it is ineffective; i.e. the second trigger must arrive in the capacitor discharge cycle to be ineffective; Hence the minimum

time for a second trigger to be effective depends on Vcc and Cx.

RESET OPERATION

CL is normally high. If CL is low, the trigger is not effective because Q output goes low and trigger control flip-flop is reset.


Also transistor Op is turned on and Cx is charged quicky to V_{CC}. This means if CL input goes low, the IC becomes waiting state both in operating and non operating state.

TRUTH TABLE

INPUTS			OUTI	PUTS	NOTE	
Ā	В	CL	Q	Q		
	Н	Н			OUTPUT ENABLE	
X	L	Н	L	Н	INHIBIT	
Н	X	Н	L_	Н	INHIBIT	
L		Н			OUTPUT ENABLE	
L	Н	 - -			OUTPUT ENABLE	
X	X	L	L	H	INHIBIT	

X: Don't Care Z: High Impedance


INPUT AND OUTPUT EQUIVALENT CIRCUIT



PIN DESCRIPTION

PIN No	SYMBOL	NAME AND FUNCTION
1, 9	1Ā, 2Ā	Trigger Inputs (Negative Edge Triggered)
2, 10	1B, 2B	Trigger Inputs (Positive Edge Triggered)
3, 11	1CLR, 2CLR	Direct Reset LOW and Trigger Action at Positive Edge
4, 12	1Q, 2Q	Outputs (Active LOW)
7	2R _{EXT} /C _{EXT}	External Resistor Capacitor Connection
13, 5	1Q, 2Q	Outputs (Active HIGH)
14, 6	1C _{EXT} 2C _{EXT}	External Capacitor Connection
15	1R _{EXT} /C _{EXT}	External Resistor Capacitor Connection
8	GND	Ground (0V)
16	Vcc	Positive Supply Voltage

IEC LOGIC SYMBOL



ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Value	Unit
Vcc	Supply Voltage	-0.5 to +7	V
Vi	DC Input Voltage	-0.5 to V _{CC} + 0.5	٧
Vo	DC Output Voltage	-0.5 to V _{CC} + 0.5	٧
ŀικ	DC Input Diode Current	± 20	mA
lok	DC Output Diode Current	± 20	mA
lo	DC Output Source Sink Current Per Output Pin	± 25	mA
Icc or IGND	DC V _{CC} or Ground Current	± 50	mA
PD	Power Dissipation	500 (*)	mW
T _{stg}	Storage Temperature	-65 to +150	°C
TL	Lead Temperature (10 sec)	300	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

(*) 500 mW; ≘ 65 °C derate to 300 mW by 10mW/°C: 65 °C to 85 °C

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Value	Unit	
Voc	Supply Voltage		2 to 6	V	
٧,	Input Voltage	0 to V _{CC}	٧		
Vo	Output Voltage		0 to V _{CC}	٧	
Top	Operating Temperature: M54HC Series M74HC Series		-55 to +125 -40 to +85	°C °C	
tr, tr	Input Rise and Fall Time		0 to 1000	ns	
			0 to 500		
			0 to 400		
Cx	External Capacitor		NO LIMITATION	pF	
R_X	External Resistor	V _{CC} < 3 V	5K to 1M		
		V _{CC} ≥ 3 V	1K to 1M		

^(*) The maximum allowable values of Cx and Rx are a function of leakage of capacitor Cx, the leakage of device and leakage due to the board layout and surface resistance. Susceptibility to externally induced noise may occur for Rx > 1ΜΩ

DC SPECIFICATIONS

	Parameter	Test Conditions			Value								
Symbol		V cc (V)		T _A = 25 °C - 54HC and 74HC				-40 to 85 °C 74HC		-55 to 125 °C 54HC			
		(•)			Min.	Тур.	Max.	Min.	Max.	Min.	Max.		
V_{IH}	High Level Input	2.0			1.5			1.5		1.5			
	Voltage	4.5			3.15			3.15		3.15		V	
	• • • • • • • • • • • • • • • • • • • •	6.0			4.2			4.2	,	4.2			
VIL	Low Level Input	2.0				İ	0.5	i	0.5		0.5		
	Voltage	4.5	!				1.35		1.35		1.35	V	
		6.0	: -	·		<u></u>	1.8	: :	1.8		1.8		
V _{OH}	High Level Output Voltage	2.0	· V: =		1.9	2.0	L	1.9		1.9	1		
		4.5	. V _{IH}	l ₀ =-20 μA	4.4	4.5		4.4		4.4	:		
		6.0	or	<u></u>	5.9	6.0		5.9		5.9		V	
		4.5	VIL	lo=-4.0 mA	4.18	4.31		4.13		4.10			
		6.0		I _O =-5.2 mA	5.68	5.8	ļ	5.63		5.60			
Vol :	Low Level Output Voltage	2.0	V1 =			0.0	0.1		0.1		0.1		
		4.5	V _{IH} I _O = 20 μA	l _O = 20 μA		0.0	0.1		0.1		0.1		
		6.0	or			0.0	0.1		0.1		0.1	٧	
		4.5	VıL	I _O = 4.0 mA		0.17	0.26	· 	0.33		0.40		
		6.0	: :	lo= 5.2 mA		0.18	0.26		0.33		0.40		
l;	Input Leakage Current	6.0	V: = '	V _{CC} or GND		: :	±0.1		±1		±1	μА	
lı	R/C Terminal Off State Current	6.0	V: = '	V _{CC} or GND			±0.1		±1		±1	μА	
lcc	Quiescent Supply Current	6.0	V ₁ = '	V _{CC} or GND			4		40		80	μА	
lcc'	Active State	2.0		V _{CC} or GND		45	200	,	260		320	μА	
	Supply Current (1)	4.5		n 7 or 15		500	600		780		960	μA	
i		6.0	V	$I = V_{CC}/2$		0.7	1		1.3		1.6	mA	

(1): Per Circuit


AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_r = t_f = 6 \text{ rs}$)

Symbol	Parameter	Test Conditions								
		Vcc		T _A ≈ 25 °C 54HC and 74HC		-40 to 85 °C 74HC		-55 to 125 °C 54HC	Unit	
		(V)		Min.	Тур.	Max.	Min.	Max.	Min. Max.	
tTLH	Output Transition	2.0			30	75		95	110	
1THL	Time	4.5			8	15		19	22	ns
		6.0			7	13		16	19	
t _{PLH}	Propagation	2.0			102	210		265	315	ns
t PHL	Delay Time_	4.5			29	42		53	63	
	(A, B - Q, Q)	6.0			22	36		45	54	
tplH	Propagation	2.0			102	235		295	355	
t _{PHL}	Delay Time	4.5			31	47		59	71	ns
	(CLRTRIGGER-Q,Q)	6.0			23	40		50	60	
tplH	Propagation	2.0			68	160		200	240	
t _{PHL}	Delay Time	4.5			20	32	-	40	48	ns
	(CLR - Q, Q)	6.0			16	27		34	41	
twout	Output Pulse	2.0	C _X = 100 pF	_	1.4	:_				
********	Width	4.5	$R_X = 10 \text{ K}\Omega$		1.2					μs
	(for HC123)	6.0		-	1.1				 	
		2.0	C _X = 0.1 μF		4.6		_	-		ms
		4.5	$R_X = 100 \text{ K}\Omega$		4.4					
		6.0			4.3					
twout	Output Pulse	2.0	C _X = 100 pF		1.9					
WOUT	Width	4.5	$R_X = 100 \text{ pr}$		1.6		_			μs
	(for HC123A)	6.0		<u> </u>	1.5					
	,	2.0	C _X = 0.1 μF	1	9.8					
		4.5	$R_X = 100 \text{ K}\Omega$		9.5	-				ms
		6.0	11, 100 11,22		9.4		-	-		
Δtwout	Output Pulse Width Error Between Circuits in Same Package	0.0			±1					%
tw(H)	Minimum Pulse	2.0		1		75		95	110	
tw(L)	Width	4.5				15		19	22	ns
		6.0				13		16	19	
tw(L)	Minimum Pulse	2.0				75		95	110	
	Width (CLR)	4.5				15		19	22	ns
		6.0				13		16	19	
t _{rr}	Minimum	2.0	C _X = 100 pF		325					
41	Retrigger Time	4.5	$R_X = 1 K\Omega$		108			ļ <u> </u>		ns
		6.0			78					
		2.0	C _X = 0.1 μF		5					
		4.5	$R_X = 100 \text{ K}\Omega$		1.4					μs
		6.0			1.2					•
C _{IN}	Input Capacitance				5	10		10	10	pF
C _{PD} (*)	Power Dissipation Capacitance				162				1,0	pF


^(*) CPD is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operting current can be obtained by the following equation. Icc(opr) = CPD *Vcc*IN+ Icc Duty/100 + Ic/2 (per monostable) (Icc': Active Supply Current) (Duty:%)




Output Pulse Width Constant Characteristics (for HC123)




Output Pulse Width Constant Characteristics (for HC123A)




Output Pulse Width Characteristics (for HC123)



Output Pulse Width Characteristics (for HC123A)



TEST CIRCUIT ICC (Opr)



SWITCHING CHARACTERISTICS TEST WAVEFORM

