

M-985-01 Precise Call Progress and Special Information Tone Detector

- Precise detection of call progress tones
- Linear (analog) input
- Digital (CMOS compatible), tri-state outputs
- 22-pin DIP and 20-pin SOIC
- Single supply 3 to 5 volt (low power CMOS)
- Inexpensive 3.58 MHz crystal time base
- Wide dynamic range (30 dB)
- Lower power consumption (power-down mode)
- 425 Hz detection
- Special Information Tone (SIT) Detection
- Applications include: automatic dialers, dialing modems, traffic measurement equipment, test equipment, service evaluation, billing systems

The Teltone M-985-01 is an integrated circuit precise tone detector for call progress and special information tones (SIT), as defined by CCITT.

The use of integrated circuit techniques allows the M-985-01 to pack the eight filters for call progress detection into a single 22-pin DIP or a 20-pin SOIC. A 3.58 MHz crystal-controlled time base guarantees accuracy and repeatability.

The M-985-01 combines the call progress detection of the M-982-02 and the SIT detection of the M-984-02. It has an operating voltage range down to 3V. It has low power consumption under normal operating conditions. A power down (PD) feature is provided to further reduce power consumption when inactive.




Figure 1 Pin Diagram

Call Progress Tone Detection

Call progress tones are audible tones sent from switching systems to calling parties to show the status of calls. Calling parties can identify the success of a call placed by what is heard after dialing. The type of tone used and its timing vary from system to system, and though intended for human ears these signals can provide valuable information for automated calling systems.

The Teltone M-985-01 contains five signal detectors sensitive to the frequencies often used for these progress tones. Electronic equipment monitoring the OUT n outputs of the M-985-01 can determine the nature of signals present by measuring their duty cycle. See Figure 7 for a diagram of a circuit that could be used to permit a microcomputer to directly monitor tones on the telephone line. Much of the character of the progress tones is in their duty cycle or cadence (sometimes referred to as interruption




Figure 2 Block Diagram

rate). This information, coupled with level and frequency indication from the M-985-01, can be used to decide what progress tones have been encountered.

For example, dial tones shown in Table 5, are usually "on" continuously and last until the first dial digit is received by the switching system. Line Busy, on the other hand, is turned off and on at a rate of 1 Hz with a 50% duty cycle, or an interruption rate of 60 times per minute (60 IPM). The tones can be distinguished in this way. It should be noted that while such techniques will usually be effective, there are some circumstances in which the M-985-01 cannot be accurately used. Examples include situations where ringback tone may be short or not even encountered. Ringback may be provided at ringing voltage frequency (20 or 30 Hz) with some harmonics and may not fall in the detect range, and speech or other strong noise may obscure tones making cadence measurement difficult.

Standards exist and should be consulted for your particular application. In North America AT&T's "Notes on the Network" or EIA's RS-464 PBX standard should be reviewed.

In Europe tone plans may vary with locale, in which case the CEPT administration in each country must be consulted. Outside these areas, national PTT organizations can provide information on the systems within their borders.

Ordering Information

M-985-01P	22-pin plastic DIP
M-985-01S	24-pin plastic SOIC
M-985-01T	24-pin plastic SOIC, Tape and Reel

Table 1 Pin Functions

Pin	Function
OUT 1	Active high tri-state output, per Table 2.
OUT 2	Active high tri-state output, per Table 2.
OUT 3	Active high tri-state output, per Table 2.
OUT 4	Active high tri-state output, per Table 2.
D425	Active high tri-state output, indicates 425 Hz detection.
EN	Active high enabled, when low drives STROBE low.
OE	Active high input. When low tri-states OUT n pins.
SIGIN	Analog signal input (internally capacitive coupled).
STROBE	Active high output, indicates valid OUT n or D425
V _{DD}	Most positive power supply input pin.
V _{REF}	Internally generated mid-power supply voltage (output)
V _{SS}	Most negative power supply input pin.
X358	Buffered oscillator output (3.58 MHz).
XIN	Crystal oscillator or digital clock input.
XOUT	Crystal oscillator output. Used only with a crystal. Use X358 when clock output signal is required.
XRANGE	Active low input. Adds 10 dB of gain to input stage.
MODE	Selects 400/620 Hz detector frequency, 400 Hz when connected to V _{SS} , 620 Hz when open.
PD	Power down operation, logic high inhibits internal clock. Internal pulldown resistor.
MODE2	Tie high (V _{DD}) for normal operation. Tie low or leave open to emulate M-982 operation.

Table 2 Truth Table

Signal Present (fo)	Mode	OUT 1	OUT 2	OUT 3	OUT 4	D425	Strobe	PD	OE	EN	
350 Hz	X	1	0	0	0	X	1	0	1	1	
400 Hz (Note 1)	0	0	1	0	0	X	1	0	1	1	
425 Hz	X	X	X	X	X	1	1	0	1	1	
440 Hz	X	1	1	0	0	X	1	0	1	1	
480 Hz	X	0	0	1	0	X	1	0	1	1	
620 Hz (Note 2)	1	1	0	1	0	X	1	0	1	1	
950 Hz	X	0	1	1	0	X	1	0	1	1	
1400 Hz	X	1	1	1	0	X	1	0	1	1	
1800 Hz	X	0	0	0	1	X	1	0	1	1	
350 & 440 Hz	X	1	0	0	1	X	1	0	1	1	
350 & 480 Hz	X	0	1	0	1	X	1	0	1	1	
350 & 620 Hz (Note 2)	1/open	1	1	0	1	X	1	0	1	1	
440 & 480 Hz	X	0	0	1	1	X	1	0	1	1	
440 & 620 Hz (Note 2)	X	1	0	1	1	X	1	0	1	1	
480 & 620 Hz (Note 2)	X	0	1	1	1	X	1	0	1	1	
Invalid Tone Combination	X	1	1	1	1	X	1	0	1	1	
Other (no detect)	X	0	0	0	0	0	0	0	1	1	
Any	X	0	0	0	0	0	0	1	1	X	
Any	X	0	0	0	0	0	0	0	1	0	
Any	X	High Impedance						X	0	0	1
Any	X	High Impedance						0	0	0	0
Any	X	High Impedance						X	1	0	X

Notes:
 1. This output indicates 400 Hz detect when MODE is connected to V_{SS}.
 2. This output indicates 620 Hz detect when MODE is open or connected to V_{DD}.

Table 3 Specifications

Parameter		Conditions	Min	Max	Units	Notes
Operating Conditions	V _{DD}	—	2.7	5.5	V	
	Power supply noise	0.1 - 5 kHz	—	20	mV p-p	
Power	Current drain (I _{DD})	—	—	15	mA	
V _{REF}	V _{REF}	—	48% of V _{DD}	52% of V _{DD}	V	
	Impedance	—	3.25	8.25	kΩ	
Signal Detection, all tones except SIT tones.	Frequency range	in-band signal	-1	+1	% of f ₀	1
	Level: V _{DD} = 5.0V	XRANGE = open	-30 (24.5 mV)	0 (775 mV)	dBm	
		XRANGE = V _{SS}	-40 (7.8 mV)	-10 (245 mV)	dBm	
	Level: V _{DD} = 3.0V	XRANGE = open	-33 (17.4 mV)	-3 (549 mV)	dBm	
		XRANGE = V _{SS}	-43 (5.5 mV)	-13 (173.5 mV)	dBm	
	Duration (t _{DD})	—	200	—	ms	
	Signal drop out bridging time (t _{BB})	—	—	20	ms	
	Level skew between adjacent inband signals	for detection of both	—	6	dB	
	High level to low level signal for detection of both (t _{HL})	High = 0 dBm (775 mV) Low = -30 dBm (24.5 mV)	1	—	s	
	Time to output (t _{DO})	SIGIN ≥ -24 dBm	—	200	ms	
SIGIN < -24 dBm		—	240	ms		
Time from OUT n to STROBE (t _{DS})	—	—	10	μs		
Signal Detection, 940, 1400, 1800 Hz	Frequency Range	—	—	—	—	2
	Level: V _{DD} = 5.0V	XRANGE = open	-30 (24.5 mV)	0 (775 mV)	dBm	
		XRANGE = V _{SS}	-40 (7.8 mV)	-10 (245 mV)	dBm	
	Level: V _{DD} = 3.0V	XRANGE = open	-33 (17.4 mV)	-3 (549 mV)	dBm	
		XRANGE = V _{SS}	-43 (5.5 mV)	-13 (173.5 mV)	dBm	
	Duration	—	50	—	ms	
	Signal drop out bridging time (t _{BB})	—	—	15	ms	
Signal to noise ratio	—	16	—	dB		
Signal Rejection, all tones except SIT tones.	Frequency range	—	-6	+6	% of f ₀	1
	Level: V _{DD} = 5.0V	XRANGE = open	—	-50 (2.5 mV)	dBm	
		XRANGE = V _{SS}	—	-60 (0.8 mV)	dBm	
	Level: V _{DD} = 3.0V	XRANGE = open	—	-53 (1.7 mV)	dBm	
		XRANGE = V _{SS}	—	-65 (.55 mV)	dBm	
	Interval duration (t _{ID})	—	160	—	ms	
Time to end of output (t _{IO})	—	—	200	ms		
Signal Rejection, 950, 1400, 1800 Hz	Frequency Range	—	—	—	—	2
	Level: V _{DD} = 5.0V	XRANGE = open	—	-40 (7.8 mV)	dBm	
		XRANGE = V _{SS}	—	-50 (2.5 mV)	dBm	
	Level: V _{DD} = 3.0V	XRANGE = open	—	-43 (5.5 mV)	dBm	
		XRANGE = V _{SS}	—	-53 (1.7 mV)	dBm	
Duration	—	—	50	ms		
Outputs	OUT n, STROBE pins	V _{OL}	I _{SINK} = -1mA	—	0.5	V
		V _{OH}	I _{SOURCE} = 1mA	V _{DD} - 0.5	—	V
	OUT n pins	I _{OZ}	V _O = V _{DD} , V _{SS}	—	1	μA
Inputs	EN, OE, XRANGE, MODE, PD pins	V _{IL}	—	—	0.5	V
		V _{IH}	V _{DD} = 5V	V _{DD} - 2.0	—	V
			V _{DD} = 2.7V	V _{DD} - 0.5	—	V

Table 3 Specifications (continued)

Parameter		Conditions	Min	Max	Units	Notes
Inputs (continued)	Pull-up and Pull-down currents	MODE = V _{SS}	V _{DD} = 5V	12.5	50	μA
			V _{DD} = 2.7V	4	20	μA
		/XRANGE = V _{SS}	—	2	6	μA
		MODE2 = V _{DD}	V _{DD} = 5V	12.5	100	μA
			V _{DD} = 2.7V	12.5	25	μA
	PD = V _{DD}	—	4	10	μA	
	PD pin	Pull-down current	PD = V _{DD}	12.5	50	μA
SIGIN pin	Voltage range	—	-6.5	V _{DD}	V	
	Input impedance	f=500 Hz	80	—	kΩ	
	Input spectrum	—	—	28	kHz	
Clock	External clock connected to XIN pin	V _{IL}	XOUT open	—	0.2	V
		V _{IH}	XOUT open	V _{DD} -0.2	—	V
		Duty cycle	XOUT open	40	60	%
	XIN, XOUT with crystal osc. active	Capacitance	—	—	10	pF
		Internal resistance	—	20	—	MΩ
		Power up (t _{PU})	PD hi to lo	—	30	ms
	X358 pin	V _{OL}	C _L = 20 pF, I _{SINK} = -1mA	—	0.2	V
		V _{OH}	C _L = 20 pF, I _{SOURCE} = 1mA	V _{DD} - 0.2	—	V
		Duty cycle	C _L = 20 pF	40	60	%
Tri-state Operation	t _{EN} (High Z to Low Z)	C _L = 50 pF, R _L = 100 kΩ	—	250	ns	
	t _{DE} (Low Z to High Z)		—	250	ns	

Unless otherwise noted, V_{DD} - V_{SS} = 5V, T_a = 25°C, PD at logical low state, and XRANGE at a logical high state. Power levels are in dBm referenced to 600 ohm. DC voltages are referenced to V_{SS}.

Notes:

- Per tone.
- See Table 4 for detection/rejection frequencies.

Table 4 Detector Frequency Windows for SIT Tones

Detector	Low Reject	Low Accept	High Accept	High Reject
D950	835	885	1016	1070
D1400	1275	1328	1472	1527
D1800	1656	1722	1854	1924

Table 5 Call Progress Tones

Frequency (HZ)		Use
1	2	
350	440	Dial Tone
400	Off	Special
440	Off	Alert Tone
440	480	Audible Ring
440	620	Pre-empt
480	Off	Bell High Tone
480	620	Reorder (Bell Low)
350	Off	Special
620	Off	Special
425	Off	European

Table 6 Absolute Maximum Ratings (Note)

Storage Temperature	-40 to 150°C
Operating Ambient Temperature	-40 to 85°C
V _{DD}	7V
Input Voltage on SIGIN	V _{SS} - 6.5 to V _{DD} + 0.3V
Input Voltages (except SIGIN)	V _{SS} - 0.3 to V _{DD} + 0.3 V
Lead Soldering Temperature	260° C for 5 seconds
Note: Exceeding these ratings may permanently damage the M-985-01.	




Figure 3 SIT Timing




Figure 4 Signal Timing (See Table 3)




Figure 5 Tri-State Timing






Figure 6 Power-Down Timing



Drawing not to scale.
Does not reflect actual part marking.

22-Pin DIP



	Tolerances (inches)			Metric Approximation (mm)		
	Min	Nom	Max	Min	Nom	Max
A			.210			5.33
A1	.015			.38		
b	.014		.022	.36		.56
b2	.045	.060	.065	1.1	1.5	1.7
C	.009		.015	.23		.38
D	1.065	1.085	1.120	27.1	27.6	28.4
E	.390	.415	.425	9.9	10.5	10.8
E1	.330	.360	.390	8.4	9.1	9.9
e	.100 BSC			2.54 BSC		
ec	0°	15°	15°	0°		15°
L	.115	.130	.160	2.9	3.3	4.1

20-Pin SOIC



	Tolerances (mm)		SAE approximation (inches)	
	Min	Max	Min	Max
A	2.35	2.65	.0926	.1043
A1	.10	.30	.0040	.0118
b	.33	.51	.013	.020
D	12.60	13.00	.4961	.5118
E	7.4	7.6	.2914	.2992
e	1.27 BSC		.050 BSC	
H	10.00	10.65	.394	.419
L	.40	1.27	.016	.050

Figure 7 Package Dimensions




Figure 8 Typical Application