FEATURES

- ☐ 64K × 4 Static RAM with Common I/O
- ☐ Auto-Powerdown™ Design
- ☐ Advanced CMOS Technology
- ☐ High Speed to 15 ns maximum
- ☐ Low Power Operation
 Active: 265 mW typical at 45 ns
 Standby: 10 mW typical
- ☐ Data Retention at 2 V for Battery Backup Operation
- ☐ Plug Compatible with IDT 71258/ 61298, Cypress CY7C194/196
- ☐ Package Styles Available:
 - 24/28-pin Plastic DIP
 - 24/28-pin Sidebraze, Hermetic DIP
 - 24/28-pin CerDIP
 - 24/28-pin Plastic SOIC
 - 24/28-pin Plastic SOJ

DESCRIPTION

The L7C194, L7C195, and L7C196 are high-performance, low-power CMOS static RAMs. The storage cells are organized as 65,536 words by 4 bits per word. Data In and Data Out signals share I/O pins. The L7C194 has a single active-low Chip Enable. The L7C195 has a single Chip Enable and an Output Enable. The L7C196 has two Chip Enables and a separate Output Enable. These devices are available in five speeds with maximum access times from 15 ns to 45 ns.

Inputs and output are TTL compatible. Operation is from a single +5 V power supply. Power consumption is 265 mW (typical) at 45 ns. Dissipation drops to 100 mW (typical) when the memory is deselected (Enable is high).


Two standby modes are available. Proprietary Auto-Powerdown™ circuitry reduces power consumption automatically during read or write accesses which are longer than the minimum access time, or when the memory is deselected. In addition, data may be retained in inactive storage with a supply voltage as low as 2 V. The L7C194, L7C195, and L7C196 consume only 1.5 mW (typical) at 3 V, allowing effective battery backup operation.

The L7C194, L7C195, and L7C196 provides asynchronous (unclocked) operation with matching access and cycle times. An active-low Chip Enable and a three-state I/O bus simplify the connection of several chips for increased capacity.

Memory locations are specified on address pins A0 through A15. For the L7C194 and L7C195, reading from a designated location is accomplished by presenting an address and driving CE1 low while WE remains high. For the L7C196, both CE1 and CE2 must be low. The data in the addressed memory location will then appear on the Data Out pin within one access time. The output pin stays in a high-impedance state when CE1, CE2, or OE is high, or WE is low.

Writing to an addressed location is accomplished when the active-low \overline{CE} and \overline{WE} inputs are low. Either signal may be used to terminate the write operation. Data In and Data Out signals have the same polarity.

Latchup and static discharge protection are provided on-chip. The L7C194, L7C195, and L7C196 can withstand an injection current of up to 200 mA on any pin without damage.



Storage temperature	65°C to +150°C
Operating ambient temperature	
Vcc supply voltage with respect to ground	
Input signal with respect to ground	
Signal applied to high impedance output	
Output current into low outputs	25 m/
Latchup current	> 200 m/

OPERATING CONDITIONS To meet specified electrical and switching characteristics										
Mode Temperature Range (Ambient) Supply Voltage										
Active Operation, Commercial	0°C to +70°C	4.5 V ≤ V CC ≤ 5.5 V								
Active Operation, Military	-55°C to +125°C	4.5 V ≤ V CC ≤ 5.5 V								
Data Retention, Commercial	0°C to +70°C	2.0 V ≤ V CC ≤ 5.5 V								
Data Retention, Military	-55°C to +125°C	$2.0 \text{ V} \leq \text{V}_{\text{CC}} \leq 5.5 \text{ V}$								


ELECT	ELECTRICAL CHARACTERISTICS Over Operating Conditions (Note 5)									
Symbol	Parameter	er Test Condition				Unit				
V OH	Output High Voltage	IOH = -4.0 mA, VCC = 4.5 V	2.4			V				
V OL	Output Low Voltage	IOL = 8.0 mA			0.4	V				
V IH	Input High Voltage		2.0		V CC + 0.3	V				
VIL	Input Low Voltage	(Note 3)	-3.0		0.8	V				
lix	Input Current	GND ≤ VIN ≤ VCC	-10		+10	μΑ				
loz	Output Leakage Current	GND ≤ VOUT ≤ VCC, CE = VCC	-10		+10	μA				
los	Output Short Current	VOUT = GND, VCC = Max (Note 4)			-350	mA				
ICC2	Vcc Current, TTL Inactive	(Note 7)	ļ	20	40	mA				
ICC3	Vcc Current, CMOS Standby	(Note 8)		2	10	mA				
ICC4	Vcc Current, Data Retention	VCC = 3.0 V (Note 9)	ţ.	500	5000	μΑ				
CIN	Input Capacitance	Ambient Temp = 25°C, Vcc = 5.0 V			5	рF				
COUT	Output Capacitance	Test Frequency = 1 MHz (Note 10)	,		7	рF				


				L7C194/195/196-					
Symbol	Parameter	Test Condition	45	35	25	20	15	Unit	
ICC1	Vcc Current, Active	(Note 6)	55	75	100	125	160	mA	




SWITCHING CHARACTERISTICS Over Operating Range (ns)

READ C	READ CYCLE (Notes 5, 11, 12, 22, 23, 24)											
					L7	C194	195/1	96-				
		4	5	35		25		20		1:	5	
Symbol	Parameter	Min	Mex	Min	Max	Min	Mex	Min	Mex	Min	Mex	
tavav	Read Cycle Time	45		35		25		20		15		
tavqv	Address Valid to Output Valid (13, 14)		45		35		25		20		15	
taxox	Address Change to Output Change	3		3		3		3		3		
tCLQV	Chip Enable Low to Output Valid (13, 15)		45		35		25		20		15	
tcLQZ	Chip Enable Low to Output Low Z (20, 21)	3		3		3		3		3		
tcHQZ	Chip Enable High to Output High Z (20, 21)		15		15		10		8		8	
toLQV	Output Enable Low to Output Valid		20		15		12		10		8	
toLQZ	Output Enable Low to Output Low Z (20, 21)	0		0		0		0		0		
toHQZ	Output Enable High to Output High Z (20, 21)		15		12		10		8		5	
t PU	Input Transition to Power Up (10, 19)	0		0		0		0		0		
t PD	Power Up to Power Down (10, 19)		45	I	35		25		20		20	
t CHVL	Chip Enable High to Data Retention (10)	0	1	0		0		0		0		











----- Memory Products

SWITCHING CHARACTERISTICS Over Operating Range (ns)

WRITE	WRITE CYCLE (Notes 5, 11, 12, 22, 23, 24)											
		L7C194/195/196-										
		45		35		2	5 20		0	1	5	
Symbol	Parameter	Min	Mex	Min	Max	Min	Mex	Min	Mex	Min	Mex	
tavav	Write Cycle Time	40		25		20		20		15		
tCLEW	Chip Enable Low to End of Write Cycle	30		25		15		15		12		
tavbw	Address Valid to Beginning of Write Cycle	0		0		0		0		0		
tavew	Address Valid to End of Write Cycle	30		25		15		15		12	-	
tEWAX	End of Write Cycle to Address Change	0		0	1	0		0		0	1	
twlew	Write Enable Low to End of Write Cycle	20		20		15		15		12	1	
tDVEW	Data Valid to End of Write Cycle	15		15	1 -	10		10		7		
tEWDX	End of Write Cycle to Data Change	0		0	1	0		0		0		
twHQZ	Write Enable High to Output Low Z (20, 21)	0		0	1	0		0		0	1	
twLQZ	Write Enable Low to Output High Z (20, 21)		15		10		7		7		5	







NOTES


- 1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability of the tested device.
- 2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values
- 3. This product provides hard clamping of transient undershoot. Input levels below ground will be clamped beginning at –0.6 V. A current in excess of 100 mA is required to reach –2 V. The device can withstand indefinite operation with inputs as low as –3 V subject only to power dissipation and bond wire fusing constraints.
- 4. Duration of the output short circuit should not exceed 30 seconds.
- 5. A series of normalized curves on pages 2-8 through 2-11 of this data book supply the designer with typical DC and AC parametric information for Logic Devices Static RAMs. These curves may be used to determine device characteristics at various temperatures and voltage levels.
- 6. Tested with all address and data inputs changing at the maximum cycle rate. The device is continuously enabled for writing, i.e., $CE^* \le VIL$, $\overline{WE} \le VIL$. Input pulse levels are 0 to 3 0 V
- 7. Tested with outputs open and all address and data inputs changing at the maximum read cycle rate. The device is continuously disabled, i.e., $CE^* \ge VIH$.
- 8. Tested with outputs open and all address and data inputs stable. The device is continuously disabled, i.e., CE* = VCC. Input levels are within 0.2 V of VCC or ground.
- 9. Data retention operation requires that VCC never drop below 2.0 V. CE* must be ≥ VCC 0.2 V. For all other inputs VIN ≥ VCC 0.2 V or VIN ≤ 0.2 V is required to ensure full powerdown.
- 10. These parameters are guaranteed but not 100% tested.
- 11. Test conditions assume input transition times of less than 3 ns, reference levels of 1.5 V, output loading for specified IOL and


- IOH plus 30 pF (Fig. 1a), and input pulse levels of 0 to 3.0 V (Fig. 2).
- 12. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. For example, tavew is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Access time, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
- 13. WE is high for the read cycle.
- 14. The chip is continuously selected (ČE*low).
- 15. All address lines are valid prior-to or coincident-with the CE* transition to low.
- 16. The internal write cycle of the memory is defined by the overlap of CE* low and WE low. Both signals must be low to initiate a write. Either signal can terminate a write by going high. The address, data, and control input setup and hold times should be referenced to the signal that falls last or rises first.
- 17. If WE goes low before or concurrent with CE* going low, the output remains in a high impedance state.
- 18. If CE* goes high before or concurrent with WE going high, the output remains in a high impedance state.
- 19. Powerup from ICC2 to ICC1 occurs as a result of any of the following conditions:
- a. Falling edge of CE*.
- b. Falling edge of WE (CE* active).
- c. Transition on any address line (ČE* active).
- d. Transition on any data line (CE* and WE active).


The device automatically powers down from ICC2 to ICC1 after tro has elapsed from any of the prior conditions. This means that power dissipation is dependent on only cycle rate, and is not on Chip Select pulse width.

- 20. At any given temperature and voltage condition, output disable time is less than output enable time for any given device.
- 21. Transition is measured ±200 mV from steady state voltage with specified loading in Fig. 1b. This parameter is sampled and not 100% tested.


- 22. All address timings are referenced from the last valid address line to the first transitioning address line.
- 23. CE* or WE must be high during address transitions
- 24. This product is a very high speed device and care must be taken during testing in order to realize valid test information. Inadequate attention to setups and procedures can cause a good part to be rejected as faulty. Long high inductance leads that cause supply bounce must be avoided by bringing the VCC and ground planes directly up to the contactor fingers. A $0.01\,\mu\text{F}$ high frequency capacitor is also required between VCC and ground. To avoid signal reflections, proper terminations must be used.








* For the L7C196, ČE refers to the logical AND of ČE1 and ČE2.





Memory Products





= Memory Products