

F6801/F6803 Single-Chip Microcomputer

Advance Product Information

Microprocessor Product

Description

The Fairchild F6801/F6803 is an 8-bit single-chip microcomputer unit (MCU) which significantly enhances the capabilities of the F6800 family. It includes an upgraded F6800 microprocessor unit (MPU) with upward-source and object-code compatibility. The F6801/F6803 MCU can function as a monolithic microcomputer or can be expanded to a 64K byte address space. Features of the F6801/F6803 MCU include:

- Enhanced F6800 Instruction Set (see table 1)
- 8 x 8 Multiply instruction
- Serial Communications Interface (SCI)
- 16-bit Three-Function Programmable Timer
- Bus Compatibility with the F6800 Family
- 2048 Bytes of ROM (F6801 Only)
- 128 Bytes of RAM
- 64 Bytes of RAM, Retainable During Powerdown
- 29 Parallel I/O and Two Handshake Control Lines
- Internal Clock Generator With Divide-by-Four Output
- Interrupt Capability
- TTL compatible
- 40-Pin Ceramic or Plastic Package
- + 5V Power Supply

The F6801/F6803 MCU can be configured to function in a wide variety of applications. This flexibility is provided by its ability to be hardware-programmed into eight different operating modes (see table 2). The operating mode controls the configuration of 18 of the 40 MCU pins, available on-chip resources, memory map, location of interrupt vectors, and type of external bus. Configuration of the remaining 22 pins is not dependent on the operating mode.

The F6803 can be considered an F6801 that operates in Modes 2 and 3 only (either internal RAM with no ROM, or no internal RAM or ROM, respectively).

Connection Diagram






Figure 1 Block Diagram



F6801/F6803

Figure 2 Programming Model



F6801/F6803

Table 1 New Instructions

instruction	Description											
ABX	Unsigned addition of Accumulator B to Index Register											
ADDD	Adds (without carry) the double accumulator to memory and leaves the sum in the double accumulator											
ASLD or												
LSLD	Shifts the double accumulator left (towards MSB) one bit, the LSB is cleared and the MSB is shifted into the C-bit											
BHS	Branch If Higher or Same, unsigned conditional branch (same as BCC)											
BLO	Branch if Lower. Unsigned conditional branch (same as BCS)											
BRN	Branch Never											
JSR	Additional addressing mode direct											
LDD	Loads double accumulator from memory											
LSL	Shifts memory or accumulator left(towards MSB) one bit, the LSB is cleared and the MSB ia shifted into the C-bit											
LSRD	(same as ASL) Shifts the double accumulator right (towards LJSB) one bit, the MSB is cleared and the LSB is shifted into the C-bit											
	Unsigned multiply, multiplies the two accumulators and leaves the product in the double accumulator											
MUL PSHX	Pushes the Index Register to stack											
PULX	Pulls the Index Register from stack											
	Stores the double accumulator to memory											
STD												
SUBD	Subtracts memory from the double accumulator and leaves the difference in the double accumulator											
CPX	Internal processing modified to permit its use with any conditional branch instruction											

F6801/F6803

Table 2 Summary of F6801/F6803 Operating Modes

Common to all Modes:

Reserved Register Area

Port 1

Port 2

Programmable Timer

Serial Communications Interface

Single Chip Mode 7

128 bytes o RAMk, 2048 bytes of ROM

Port 3 is a parallel I/O port with two control lines

Port 4 is a parallel I/O port

SC1 is Input Strobe 3 (IS3)

SC2 is Output Strobe 3 (OS3)

Expanded Non-Multiplexed Mode 5

128 bytes of RAM, 2048 bytes of ROM

256 bytes of external memory space

Port 3 is an 8-bit data bus

Port 4 is an input port/address bus

SC1 is Input/Output Select (IOS)

SC2 is Read/Write (R/W)

Expanded Multiplexed Modes 1, 2, 3 6

Sour memory space options (64K address space)

- (1) No internal RAM or ROM (Mode 3)
- (2) Internal RAM, no ROM (Mode 2)
- (3) Internal RAM and ROM (Mode 1)
- (4) Internal RAM, ROM with partial address bus (Mode 6)

Port 3 is a multiplexed address/data bus

Port 4 is an address bus (inputs/address in Mode 6)

SC1 is Address Strobe (AS)

SC2 is ReadWrite (RW)

Test Modes 0 and 4

Expanded Multiplexed Test Mode 0

May be used to test RAM and ROM

Single Chip and Non-Multiplexed Test Mode 4

- (1) May be changed to Mode 5 without going through reset
- (2) May be used to test Ports 3 and 4 as I/O ports

Table 3 - Instruction Execution Times in E-Cycles

	Addressing Mode							Addressing Mode					
	Immediate	Direct	Extended	Indexed	Inherent	Refative		Immediate	Direct	Extended	pexepu	Inherent	Relative
ABA ABX ADC ADD ADDD AND ASL	2 2 4 2	3 3 5 3	4 4 6 4 6	• 4 4 6 4 6	2 3 • • • • 2	•	INX JMP JSR LDA LDD LDS LDS	• • • 2 3 3 3	• 5 3 4 4 4 4	• 3 6 4 5 5 5 5	3 6 4 5 5	3	•
ASLD ASR BCC BCS BEQ BGE BGT	•	•	6	6	3 2 • • • • • • • •	• 3 3 3 3 3 3	LSL LSLD LSR LSRD MUL NEG NOP	•	•	6 6	6 • 6 • 6	2 3 2 3 10 2	•
BHI BHS BIT BLE BLO BLS BLT	2	3	4	4	•	3 3 3 3 3 3	ORA PSH PSHX PUL PULX ROL ROR	2	3 • • • • • • • • • • • • • • • • • • •	4 • • • 6 6	4 • • 6 6	3 4 4 5 2	•
BMI BNE BPL BRA BRN BSR BVC	•	•	•	•	•	3 3 3 3 3 6	RTI RTS SBA SBC SEC SEI SEV	2	• • • 3 •	4	4	10 5 2 • 2 2 2	•
BVS CBA CLC CLI CLR CLV CMP	•	•	6	6 4	• 2 2 2 2 2 •	3	STA STD STS STX SUB SUBD	2 4	3 4 4 4 3 5	4 5 5 5 4 6	4 5 5 5 4 6	•	•
COM CPX DAA DEC DES DEX EOR INC	4	• 5 • • • • • 3 • • • • • • • • • • • •	6 6 6 4 6 6	6 6 6 • 4 6	2 2 3 3 4	•	TAB TAP TBA TPA TST TSX TXS WAI		•	6	6	2 2 2 2 2 2 2 2 3 3 9	•